

NX3L2467

Dual low-ohmic double-pole double-throw analog switch

Rev. 5.1 — 18 May 2021

Product data sheet

1 General description

The NX3L2467 is a dual low-ohmic double-pole double-throw analog switch suitable for use as an analog or digital multiplexer/demultiplexer. It consists of four switches, each with two independent input/outputs (nY0 and nY1) and a common input/output (nZ). The two digital inputs (1S and 2S) are used to select the switch position. 1S is used in selecting the independent inputs/outputs switched to 1Z and 2Z, and 2S is used in selecting the independent inputs/outputs switched to 3Z and 4Z. Schmitt trigger action at the digital inputs makes the circuit tolerant to slower input rise and fall times. Low threshold digital inputs allows this device to be driven by 1.8 V logic levels in 3.3 V applications without significant increase in supply current I_{CC} . This makes it possible for the NX3L2467 to switch 4.3 V signals with a 1.8 V digital controller, eliminating the need for logic level translation. The NX3L2467 allows signals with amplitude up to V_{CC} to be transmitted from nZ to nY0 or nY1; or from nY0 or nY1 to nZ. Its low ON resistance (0.5 Ω) and flatness (0.13 Ω) ensures minimal attenuation and distortion of transmitted signals.

2 Features and benefits

- Wide supply voltage range from 1.4 V to 4.3 V
- Very low ON resistance (peak):
 - 1.7 Ω (typical) at $V_{CC} = 1.4$ V
 - 1.0 Ω (typical) at $V_{CC} = 1.65$ V
 - 0.6 Ω (typical) at $V_{CC} = 2.3$ V
 - 0.5 Ω (typical) at $V_{CC} = 2.7$ V
 - 0.5 Ω (typical) at $V_{CC} = 4.3$ V
- Break-before-make switching
- High noise immunity
- ESD protection:
 - HBM JESD22-A114F Class 3A exceeds 4000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM AEC-Q100-011 revision B exceeds 1000 V
 - IEC61000-4-2 contact discharge exceeds 6000 V for switch ports
- CMOS low-power consumption
- Latch-up performance exceeds 100 mA per JESD 78B Class II Level A
- 1.8 V control logic at $V_{CC} = 3.6$ V
- Control input accepts voltages above supply voltage
- Very low supply current, even when input is below V_{CC}
- High current handling capability (350 mA continuous current under 3.3 V supply)
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C



3 Applications

- Cell phone
- PDA
- Portable media player

4 Ordering information

Table 1. Ordering information

Type number	Topside mark	Package		
		Name	Description	Version
NX3L2467PW	X3L2467	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
NX3L2467HR	D67	HXQFN16	plastic thermal enhanced extremely thin quad flat package; no leads; 16 terminals; body 3 × 3 × 0.5 mm	SOT1039-2
NX3L2467GU	D67	XQFN16	plastic, extremely thin quad flat package; no leads; 16 terminals; body 1.80 × 2.60 × 0.50 mm	SOT1161-1

4.1 Ordering options


Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
NX3L2467PW	NX3L2467PW,118	TSSOP16	Reel 13" Q1/T1 NDP	2500	T _{amb} = -40 °C to +125 °C
NX3L2467HR	NX3L2467HRZ	HXQFN16	Reel 7" Q1/T1 NDP SSB ^[1]	1500	T _{amb} = -40 °C to +125 °C
	NX3L2467HR,115 ^[2]	HXQFN16	Reel 7" Q1/T1 NDP	1500	T _{amb} = -40 °C to +125 °C
NX3L2467GU	NX3L2467GU,115	XQFN16	Reel 7" Q1/T1 NDP	4000	T _{amb} = -40 °C to +125 °C

[1] This packing method uses a Static Shielding Bag (SSB) solution. Material is to be kept in the sealed bag between uses.


[2] Will go EOL - migrate to new leadframe NX3L2467HRZ orderable part number.

5 Functional diagram



6 Pinning information

6.1 Pinning






Figure 5. Pin configuration SOT1161-1 (XQFN16)

6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SOT1039-2 and SOT1161-1	SOT403-1	
1Y0, 2Y0, 3Y0, 4Y0	1, 5, 9, 13	3, 7, 11, 15	independent input or output
1S, 2S	2, 10	4, 12	select input
1Y1, 2Y1, 3Y1, 4Y1	15, 3, 7, 11	1, 5, 9, 13	independent input or output
1Z, 2Z, 3Z, 4Z	16, 4, 8, 12	2, 6, 10, 14	common output or input
GND	6	8	ground (0 V)
V _{CC}	14	16	supply voltage

7 Functional description

Table 4. Function table^[1]

Input nS	Channel on
L	nY0
H	nY1

[1] H = HIGH voltage level; L = LOW voltage level.

8 Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
V _I	input voltage	select input nS	^[1] -0.5	+4.6	V
V _{SW}	switch voltage		^[2] -0.5	V _{CC} + 0.5	V

Table 5. Limiting values...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
I_{IK}	input clamping current	$V_I < -0.5\text{ V}$		-50	-	mA
I_{SK}	switch clamping current	$V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$		-	± 50	mA
I_{SW}	switch current	$V_{SW} > -0.5\text{ V}$ or $V_{SW} < V_{CC} + 0.5\text{ V}$; source or sink current		-	± 350	mA
		$V_{SW} > -0.5\text{ V}$ or $V_{SW} < V_{CC} + 0.5\text{ V}$; pulsed at 1 ms duration, < 10 % duty cycle; peak current		-	± 500	mA
T_{stg}	storage temperature			-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40\text{ °C}$ to $+125\text{ °C}$				
		TSSOP16	[3]	-	500	mW
		HXQFN16	[4]	-	250	mW
		XQFN16	[5]	-	250	mW

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed but may not exceed 4.6 V.

[3] For TSSOP16 package: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K above.[4] For HXQFN16 package: above 135 °C the value of P_{tot} derates linearly with 16.9 mW/K.[5] For XQFN16 package: above 133 °C the value of P_{tot} derates linearly with 14.5 mW/K.

9 Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			1.4	4.3	V
V_I	input voltage	select input nS		0	4.3	V
V_{SW}	switch voltage		[1]	0	V_{CC}	V
T_{amb}	ambient temperature			-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.4\text{ V}$ to 4.3 V	[2]	-	200	ns/V

[1] To avoid sinking GND current from terminal nZ when switch current flows in terminal nYn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no GND current will flow from terminal nYn. In this case, there is no limit for the voltage drop across the switch.

[2] Applies to control signal levels.



10 Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground 0 V).

Symbol	Parameter	Conditions	T _{amb} = 25 °C			T _{amb} = -40 °C to +125 °C			Unit
			Min	Typ	Max	Min	Max (85 °C)	Max (125 °C)	
V _{IH}	HIGH-level input voltage	V _{CC} = 1.4 V to 1.6 V	0.9	-	-	0.9	-	-	V
		V _{CC} = 1.65 V to 1.95 V	0.9	-	-	0.9	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.1	-	-	1.1	-	-	V
		V _{CC} = 2.7 V to 3.6 V	1.3	-	-	1.3	-	-	V
		V _{CC} = 3.6 V to 4.3 V	1.4	-	-	1.4	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 1.4 V to 1.6 V	-	-	0.3	-	0.3	0.3	V
		V _{CC} = 1.65 V to 1.95 V	-	-	0.4	-	0.4	0.3	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.4	-	0.4	0.4	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.5	-	0.5	0.5	V
		V _{CC} = 3.6 V to 4.3 V	-	-	0.6	-	0.6	0.6	V
I _I	input leakage current	select input nS; V _I = GND to 4.3 V; V _{CC} = 1.4 V to 4.3 V	-	-	-	-	±0.5	±1	µA
I _{S(OFF)}	OFF-state leakage current	nY0 and nY1 port; see Figure 6							
		V _{CC} = 1.4 V to 3.6 V	-	-	±5	-	±50	±500	nA
		V _{CC} = 3.6 V to 4.3 V	-	-	±10	-	±50	±500	nA
I _{S(ON)}	ON-state leakage current	nZ port; V _{CC} = 1.4 V to 3.6 V; see Figure 7							
		V _{CC} = 1.4 V to 3.6 V	-	-	±5	-	±50	±500	nA
		V _{CC} = 3.6 V to 4.3 V	-	-	±10	-	±50	±500	nA
I _{CC}	supply current	V _I = V _{CC} or GND; V _{SW} = GND or V _{CC}							
		V _{CC} = 3.6 V	-	-	100	-	500	5000	nA
		V _{CC} = 4.3 V	-	-	150	-	800	6000	nA
ΔI _{CC}	additional supply current	V _{SW} = GND or V _{CC}							
		V _I = 2.6 V; V _{CC} = 4.3 V	-	2.0	4.0	-	7	7	µA
		V _I = 2.6 V; V _{CC} = 3.6 V	-	0.35	0.7	-	1	1	µA
		V _I = 1.8 V; V _{CC} = 4.3 V	-	7.0	10.0	-	15	15	µA
		V _I = 1.8 V; V _{CC} = 3.6 V	-	2.5	4.0	-	5	5	µA
		V _I = 1.8 V; V _{CC} = 2.5 V	-	50	200	-	300	500	nA
C _I	input capacitance		-	1.0	-	-	-	-	pF
C _{S(OFF)}	OFF-state capacitance		-	35	-	-	-	-	pF
C _{S(ON)}	ON-state capacitance		-	130	-	-	-	-	pF

10.1 Test circuits



10.2 ON resistance

Table 8. ON resistance ^[1]At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see [Figure 9](#) to [Figure 15](#).

Symbol	Parameter	Conditions	T _{amb} = -40 °C to +85 °C			T _{amb} = -40 °C to +125 °C		Unit
			Min	Typ ^[2]	Max	Min	Max	
R _{ON(peak)}	ON resistance (peak)	$V_I = \text{GND to } V_{CC}; I_{SW} = 100 \text{ mA};$ see Figure 8						
		$V_{CC} = 1.4 \text{ V}$	-	1.7	3.7	-	4.1	Ω
		$V_{CC} = 1.65 \text{ V}$	-	1.0	1.6	-	1.7	Ω
		$V_{CC} = 2.3 \text{ V}$	-	0.6	0.8	-	0.9	Ω
		$V_{CC} = 2.7 \text{ V}$	-	0.5	0.75	-	0.9	Ω
		$V_{CC} = 4.3 \text{ V}$	-	0.5	0.75	-	0.9	Ω
ΔR _{ON}	ON resistance mismatch between channels	$V_I = \text{GND to } V_{CC}; I_{SW} = 100 \text{ mA}$ ^[3]						
		$V_{CC} = 1.4 \text{ V}; V_{SW} = 0.4 \text{ V}$	-	0.18	0.3	-	0.3	Ω
		$V_{CC} = 1.65 \text{ V}; V_{SW} = 0.5 \text{ V}$	-	0.18	0.2	-	0.3	Ω
		$V_{CC} = 2.3 \text{ V}; V_{SW} = 0.7 \text{ V}$	-	0.07	0.1	-	0.13	Ω
		$V_{CC} = 2.7 \text{ V}; V_{SW} = 0.8 \text{ V}$	-	0.07	0.1	-	0.13	Ω
		$V_{CC} = 4.3 \text{ V}; V_{SW} = 0.8 \text{ V}$	-	0.07	0.1	-	0.13	Ω


Table 8. ON resistance ^[1]...continued





At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 9 to Figure 15.


Symbol	Parameter	Conditions	T _{amb} = -40 °C to +85 °C			T _{amb} = -40 °C to +125 °C		Unit
			Min	Typ ^[2]	Max	Min	Max	
R _{ON(flat)}	ON resistance (flatness)	V _I = GND to V _{CC} ; I _{SW} = 100 mA ^[4]						
		V _{CC} = 1.4 V	-	1.0	3.3	-	3.6	Ω
		V _{CC} = 1.65 V	-	0.5	1.2	-	1.3	Ω
		V _{CC} = 2.3 V	-	0.15	0.3	-	0.35	Ω
		V _{CC} = 2.7 V	-	0.13	0.3	-	0.35	Ω
		V _{CC} = 4.3 V	-	0.2	0.4	-	0.45	Ω

[1] For NX3L2467PW (TSSOP16 package), all ON resistance values are up to 0.05 Ω higher.
[2] Typical values are measured at T_{amb} = 25 °C.
[3] Measured at identical V_{CC}, temperature and input voltage.
[4] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V_{CC} and temperature.

10.3 ON resistance test circuit and graphs








1. $T_{amb} = 125\text{ °C}$.
2. $T_{amb} = 85\text{ °C}$.
3. $T_{amb} = 25\text{ °C}$.
4. $T_{amb} = -40\text{ °C}$.

Figure 14. ON resistance as a function of input voltage;
 $V_{CC} = 3.3\text{ V}$



1. $T_{amb} = 125\text{ °C}$.
2. $T_{amb} = 85\text{ °C}$.
3. $T_{amb} = 25\text{ °C}$.
4. $T_{amb} = -40\text{ °C}$.

Figure 15. ON resistance as a function of input voltage;
 $V_{CC} = 4.3\text{ V}$

11 Dynamic characteristics

Table 9. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see [Figure 18](#).

Symbol	Parameter	Conditions	$T_{amb} = 25\text{ °C}$			$T_{amb} = -40\text{ °C to }+125\text{ °C}$			Unit
			Min	Typ ^[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t_{en}	enable time	nS to nZ or nYn; see Figure 16							
		$V_{CC} = 1.4\text{ V to }1.6\text{ V}$	-	41	90	-	120	120	ns
		$V_{CC} = 1.65\text{ V to }1.95\text{ V}$	-	30	70	-	80	90	ns
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	-	20	45	-	50	55	ns
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	-	19	40	-	45	50	ns
		$V_{CC} = 3.6\text{ V to }4.3\text{ V}$	-	19	40	-	45	50	ns
t_{dis}	disable time	nS to nZ or nYn; see Figure 16							
		$V_{CC} = 1.4\text{ V to }1.6\text{ V}$	-	24	70	-	80	90	ns
		$V_{CC} = 1.65\text{ V to }1.95\text{ V}$	-	15	55	-	60	65	ns
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	-	9	25	-	30	35	ns
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	-	8	20	-	25	30	ns
		$V_{CC} = 3.6\text{ V to }4.3\text{ V}$	-	8	20	-	25	30	ns


Table 9. Dynamic characteristics...continuedAt recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see [Figure 18](#).

Symbol	Parameter	Conditions	T _{amb} = 25 °C			T _{amb} = -40 °C to +125 °C			Unit
			Min	Typ ^[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{b-m}	break-before-make time	see Figure 17	[2]						
		V _{CC} = 1.4 V to 1.6 V	-	20	-	9	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	-	17	-	7	-	-	ns
		V _{CC} = 2.3 V to 2.7 V	-	13	-	4	-	-	ns
		V _{CC} = 2.7 V to 3.6 V	-	11	-	3	-	-	ns
		V _{CC} = 3.6 V to 4.3 V	-	11	-	2	-	-	ns

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.5 V, 1.8 V, 2.5 V, 3.3 V and 4.3 V respectively.

[2] Break-before-make guaranteed by design.

11.1 Waveform and test circuits

**Table 10. Measurement points**

Supply voltage	Input	Output
V _{CC}	V _M	V _X
1.4 V to 4.3 V	0.5V _{CC}	0.9V _{OH}





Table 11. Test data

Supply voltage	Input		Load	
V_{CC}	V_I	t_r, t_f	C_L	R_L
1.4 V to 4.3 V	V_{CC}	≤ 2.5 ns	35 pF	50 Ω

11.2 Additional dynamic characteristics

Table 12. Additional dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $V_I = \text{GND or } V_{CC}$ (unless otherwise specified); $t_r = t_f \leq 2.5 \text{ ns}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
THD	total harmonic distortion	$f_i = 20 \text{ Hz to } 20 \text{ kHz}$; $R_L = 32 \text{ } \Omega$; see Figure 19	[1]				
		$V_{CC} = 1.4 \text{ V}$; $V_I = 1 \text{ V (p-p)}$		-	0.15	-	%
		$V_{CC} = 1.65 \text{ V}$; $V_I = 1.2 \text{ V (p-p)}$		-	0.10	-	%
		$V_{CC} = 2.3 \text{ V}$; $V_I = 1.5 \text{ V (p-p)}$		-	0.02	-	%
		$V_{CC} = 2.7 \text{ V}$; $V_I = 2 \text{ V (p-p)}$		-	0.02	-	%
		$V_{CC} = 4.3 \text{ V}$; $V_I = 2 \text{ V (p-p)}$		-	0.02	-	%
$f_{(-3\text{dB})}$	-3 dB frequency response	$R_L = 50 \text{ } \Omega$; see Figure 20	[1]				
		$V_{CC} = 1.4 \text{ V to } 4.3 \text{ V}$		-	60	-	MHz
α_{iso}	isolation (OFF-state)	$f_i = 100 \text{ kHz}$; $R_L = 50 \text{ } \Omega$; see Figure 21	[1]				
		$V_{CC} = 1.4 \text{ V to } 4.3 \text{ V}$		-	-90	-	dB
V_{ct}	crosstalk voltage	between digital inputs and switch; $f_i = 1 \text{ MHz}$; $C_L = 50 \text{ pF}$; $R_L = 50 \text{ } \Omega$; see Figure 22					
		$V_{CC} = 1.4 \text{ V to } 3.6 \text{ V}$		-	0.2	-	V
		$V_{CC} = 3.6 \text{ V to } 4.3 \text{ V}$		-	0.3	-	V
Xtalk	crosstalk	between switches; $f_i = 100 \text{ kHz}$; $R_L = 50 \text{ } \Omega$; see Figure 23	[1]				
		$V_{CC} = 1.4 \text{ V to } 4.3 \text{ V}$		-	-90	-	dB
Q_{inj}	charge injection	$f_i = 1 \text{ MHz}$; $C_L = 0.1 \text{ nF}$; $R_L = 1 \text{ M}\Omega$; $V_{gen} = 0 \text{ V}$; $R_{gen} = 0 \text{ } \Omega$; see Figure 24					
		$V_{CC} = 1.5 \text{ V}$		-	3	-	pC
		$V_{CC} = 1.8 \text{ V}$		-	4	-	pC
		$V_{CC} = 2.5 \text{ V}$		-	6	-	pC
		$V_{CC} = 3.3 \text{ V}$		-	9	-	pC
		$V_{CC} = 4.3 \text{ V}$		-	15	-	pC

[1] f_i is biased at $0.5V_{CC}$.

11.3 Test circuits




Figure 19. Test circuit for measuring total harmonic distortion




Figure 20. Test circuit for measuring the frequency response when channel is in ON-state







Figure 21. Test circuit for measuring isolation (OFF-state)





12 Package outline

HXQFN16 (U): plastic thermal enhanced extremely thin quad flat package; no leads; 16 terminals; body 3 x 3 x 0.5 mm

SOT1039-2





Figure 25. Package outline SOT1039-2 (HXQFN16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



DIMENSIONS (mm are the original dimensions)

UNIT	A _{max.}	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT403-1		MO-153				99-12-27 03-02-18

Figure 26. Package outline SOT403-1 (TSSOP16)

XQFN16: plastic, extremely thin quad flat package; no leads;
16 terminals; body 1.80 x 2.60 x 0.50 mm

SOT1161-1



Dimensions

Unit ⁽¹⁾	A	A ₁	A ₃	b	D	E	e	e ₁	e ₂	L	L ₁	v	w	y	y ₁
max	0.5	0.05		0.25	1.9	2.7				0.45	0.55				
mm nom			0.127	0.20	1.8	2.6	0.4	1.2	1.2	0.40	0.50	0.1	0.05	0.05	0.05
min		0.00		0.15	1.7	2.5				0.35	0.45				

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

sot1161-1_po


Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT1161-1	---	---	---			-09-12-28- 09-12-29

Figure 27. Package outline SOT1161-1 (XQFN16)

13 Abbreviations

Table 13. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
PDA	Personal Digital Assistant

14 Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NX3L2467 v.5.1	20210518	Product data sheet	-	NX3L2467 v.5
Modifications:	• Updated Section 4 "Ordering information"			
NX3L2467 v.5	20120702	Product data sheet	-	NX3L2467 v.4
NX3L2467 v.4	20111108	Product data sheet	-	NX3L2467 v.3
NX3L2467 v.3	20101229	Product data sheet	-	NX3L2467 v.2
NX3L2467 v.2	20100519	Product data sheet	-	NX3L2467 v.1
NX3L2467 v.1	20090623	Product data sheet	-	-

15 Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

15.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Dual low-ohmic double-pole double-throw analog switch

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Ordering information	2	Tab. 8.	ON resistance	7
Tab. 2.	Ordering options	2	Tab. 9.	Dynamic characteristics	10
Tab. 3.	Pin description	4	Tab. 10.	Measurement points	11
Tab. 4.	Function table	4	Tab. 11.	Test data	12
Tab. 5.	Limiting values	4	Tab. 12.	Additional dynamic characteristics	13
Tab. 6.	Recommended operating conditions	5	Tab. 13.	Abbreviations	20
Tab. 7.	Static characteristics	6	Tab. 14.	Revision history	20

Figures

Fig. 1.	Logic symbol	3	Fig. 15.	ON resistance as a function of input voltage; VCC = 4.3 V	10
Fig. 2.	Logic diagram	3	Fig. 16.	Enable and disable times	11
Fig. 3.	Pin configuration SOT403-1 (TSSOP16)	3	Fig. 17.	Test circuit for measuring break-before-make timing	12
Fig. 4.	Pin configuration SOT1039-2 (HXQFN16)	3	Fig. 18.	Test circuit for measuring switching times	12
Fig. 5.	Pin configuration SOT1161-1 (XQFN16)	4	Fig. 19.	Test circuit for measuring total harmonic distortion	14
Fig. 6.	Test circuit for measuring OFF-state leakage current	7	Fig. 20.	Test circuit for measuring the frequency response when channel is in ON-state	14
Fig. 7.	Test circuit for measuring ON-state leakage current	7	Fig. 21.	Test circuit for measuring isolation (OFF-state)	14
Fig. 8.	Test circuit for measuring ON resistance	8	Fig. 22.	Test circuit for measuring crosstalk voltage between digital inputs and switch	15
Fig. 9.	Typical ON resistance as a function of input voltage	8	Fig. 23.	Test circuit for measuring crosstalk between switches	15
Fig. 10.	ON resistance as a function of input voltage; VCC = 1.5 V	9	Fig. 24.	Test circuit for measuring charge injection	16
Fig. 11.	ON resistance as a function of input voltage; VCC = 1.8 V	9	Fig. 25.	Package outline SOT1039-2 (HXQFN16)	17
Fig. 12.	ON resistance as a function of input voltage; VCC = 2.5 V	9	Fig. 26.	Package outline SOT403-1 (TSSOP16)	18
Fig. 13.	ON resistance as a function of input voltage; VCC = 2.7 V	9	Fig. 27.	Package outline SOT1161-1 (XQFN16)	19
Fig. 14.	ON resistance as a function of input voltage; VCC = 3.3 V	10			

Contents

1	General description	1
2	Features and benefits	1
3	Applications	2
4	Ordering information	2
4.1	Ordering options	2
5	Functional diagram	3
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	4
7	Functional description	4
8	Limiting values	4
9	Recommended operating conditions	5
10	Static characteristics	6
10.1	Test circuits	7
10.2	ON resistance	7
10.3	ON resistance test circuit and graphs	8
11	Dynamic characteristics	10
11.1	Waveform and test circuits	11
11.2	Additional dynamic characteristics	13
11.3	Test circuits	14
12	Package outline	17
13	Abbreviations	20
14	Revision history	20
15	Legal information	21

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 May 2021
Document identifier: NX3L2467