

CD54/74HC534, CD54/74HCT534 CD54/74HC564, CD54/74HCT564


File Number 1640

HARRIS SEMICONDUCTOR

27E D

4302271 0017831 1 HAS

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Octal D-Type Flip-Flop, 3-State, Inverting Positive-Edge Triggered

Type Features:

- Common 3-state output-enable control
- Buffered inputs
- 3-State outputs
- Bus line driving capability
- Typical propagation delay = 13 ns @ $V_{CC} = 5V$, $C_L = 15 pF$, $T_A = 25^\circ C$ (clock to output)

The RCA-CD54/74HC534, 564 and CD54/74HCT534, 564 are high speed OCTAL D-TYPE FLIP-FLOPS manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. The two types are functionally identical and differ only in their pinout arrangements.

The CD54/74HC534, 564 and CD54/74HCT534, 564 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are inverted and transferred to the Q outputs on the positive going transition of the CLOCK input. When a high logic level is applied to the OUTPUT ENABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The CD54/74HCT logic family is speed, function, and pin compatible with the standard 54LS/74LS logic family.

The CD54HC and CD54HCT devices are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC and CD74HCT devices are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
 - Standard Outputs — 10 LSTTL Loads
 - Bus Driver Outputs — 15 LSTTL Loads
- Wide Operating Temperature Range:
 - CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:
 - 2 to 6 V Operation
 - High Noise Immunity:
 - $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
 - 4.5 to 5.5 V Operation
 - Direct LSTTL Input Logic Compatibility
 - $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
 - CMOS Input Compatibility
 - $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - Logic diagram.

HARRIS SEMICONDUCTOR 27E D 430227J 0017832 3 HAS

T-46-07-11

Technical Data

CD54/74HC534, CD54/74HCT534 CD54/74HC564, CD54/74HCT564

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V)	± 35 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 70 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_I , V_O	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

TRUTH TABLE


Inputs			Output
OE	CP	Dn	Qn
L		H	L
L		L	H
L	L	X	No Change
H	X	X	Z

Note:


X=Don't care

Z=High impedance state

=Low-to-High transition



Top View
CD54/74HC, HCT534 Types
TERMINAL ASSIGNMENT



Top View
CD54/74HC, HCT564 Types
TERMINAL ASSIGNMENT

CD54/74HC534, CD54/74HCT534 CD54/74HC564, CD54/74HCT564

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC534/CD54HC534 CD74HC564/CD54HC564											CD74HCT534/CD54HCT534 CD74HCT564/CD54HCT564								UNITS			
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE					
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C					
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max				
High-Level Input Voltage V _{IH}				2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—		to										
				6	4.2	—	—	4.2	—	4.2	—		5.5										
Low-Level Input Voltage V _{IL}				2	—	—	0.5	—	0.5	—	0.5	—	4.5		—	—	0.8	—	0.8	—	0.8	V	
				4.5	—	—	1.35	—	1.35	—	1.35	—	to										
				6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL}	-0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL}										V	
or				4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—			
CMOS Loads	V _{IH}			6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads (Bus Driver)	V _{IL}											V _{IL}										V	
	or	-6	4.5	3.98	—	—	3.84	—	3.7	—		or	4.5	3.98	—	—	3.84	—	3.7	—			
	V _{IH}	-7.8	6	5.48	—	—	5.34	—	5.2	—		V _{IH}											
Low-Level Output Voltage V _{OL}	V _{IL}	0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL}										V	
or				4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1		
CMOS Loads	V _{IH}			6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}										
TTL Loads (Bus Driver)	V _{IL}											V _{IL}										V	
	or	6	4.5	—	—	0.26	—	0.33	—	0.4	—	or	4.5	—	—	0.26	—	0.33	—	0.4	—		
	V _{IH}	7.8	6	—	—	0.26	—	0.33	—	0.4	—	V _{IH}											
Input Leakage Current I _I	V _{CC}			6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA	
or																							
Gnd																							
Quiescent Device Current I _{CC}	V _{CC}	0		6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA	
or																							
Gnd																							
Additional Quiescent Device Current per input pin 1 unit load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	μA	
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	—	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	—	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D ₀ —D ₇	0.15
CP	0.30
OE	0.55

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC534, CD54/74HCT534

CD54/74HC564, CD54/74HCT564

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_i = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay Clock to Q t_{PLH} t_{PHL}	15	13	14	ns
Propagation Delay Output Disable to Q t_{PLZ} t_{PHZ}	15	12	12	ns
Propagation Delay Output Enable to Q t_{PZL} t_{PZH}	15	12	14	ns
Maximum Clock Frequency f_{max}	15	60	50	MHz
Power Dissipation Capacitance* C_{PD}	—	32	36	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$ where: f_i = input frequency f_o = output frequency,
 C_L = output load capacitance, V_{CC} = supply voltage.


PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION V_{CC} V	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency f_{max}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	25	—	25	—	20	—	20	—	16	—	
	6	35	—	—	—	29	—	—	—	23	—	—	—	
Clock Pulse Width Fig. 2 t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	20	—	20	—	25	—	24	—	30	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Set-up Time Data to Clock Fig. 3 t_{su}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
	4.5	12	—	20	—	15	—	25	—	18	—	30	—	
	6	10	—	—	—	13	—	—	—	15	—	—	—	
Hold Time Data to Clock Fig. 3 t_H	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	534	5	—	5	—	5	—	5	—	5	—	5	—	
	6	5	—	—	—	5	—	—	—	5	—	—	—	
	564	2	5	—	—	—	5	—	—	—	5	—	—	ns
	4.5	5	—	3	—	5	—	3	—	5	—	3	—	
	6	5	—	—	—	5	—	—	—	5	—	—	—	

CD54/74HC534, CD54/74HCT534 CD54/74HC564, CD54/74HCT564


SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	TEST CONDITION	V _{CC} V	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Clock to Output Fig. 2	t _{PLH}	2	—	165	—	—	—	205	—	—	—	250	—	—	ns
	t _{PHL}	4.5	—	33	—	35	—	41	—	44	—	50	—	53	
		6	—	28	—	—	—	35	—	—	—	43	—	—	
Propagation Delay Output Disable to Q Fig. 4	t _{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PHZ}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
	534	6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay Output Disable to Q Fig. 4	t _{PLZ}	2	—	135	—	—	—	170	—	—	—	205	—	—	ns
	t _{PHZ}	4.5	—	27	—	30	—	34	—	38	—	41	—	45	
	564	6	—	23	—	—	—	29	—	—	—	35	—	—	
Propagation Delay Output Enable to Q Fig. 4	t _{PZL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PZH}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time Fig. 2	t _{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t _{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _o	—	—	20	—	20	—	20	—	20	—	20	—	20	pF




	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_s	50% V_{CC}	1.3 V

Fig. 2—Clock to output delays and clock pulse width.



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_s	50% V_{CC}	1.3 V

Fig. 3—Data set-up and hold times.



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_s	50% V_{CC}	1.3 V

Fig. 4—Transition times and propagation delay times.