

Features

- Single channel device optimized for 24 V applications
- Electrostatic discharge protection (ESD)
- Overcurrent, active clamping and overtemperature protection
- Overtemperature latch shutdown
- Supply pin undervoltage protection
- Dedicated status signal
- Slew-rate control to adjust switching speed
- PWM switching capability of 20 KHz (duty cycle 10%-90%)
- Green product (RoHS compliant)
- AEC qualified



Potential applications


Suitable for resistive and inductive loads.

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100.

Description

BTT3050EJ is a 50 mΩ single channel smart low-side power switch within a PG-TDSO-8 package providing embedded protective functions. The power transistor is built by a N-channel vertical power MOSFET. BTT3050EJ is monolithically integrated, automotive qualified and optimized for 24 V automotive applications.



HITFET™ +24V BTT3050EJ

Smart low-side power switch



Description

Table 1 **Product summary**

Parameter	Symbol	Values
Operating voltage range	V_{OUT}	0 ... 36 V
Maximum load voltage	$V_{BAT(OUT)}$	63 V
ON-state resistance	$R_{DS(ON)_25}$	50 mΩ
Nominal load current	$I_{L(NOM)}$	4 A
Minimum current limitation	$I_{L(LIM)}$	10 A

Product type	Package	Marking	Ordering code
BTT3050EJ	PG-TDSO-8	T3050EJ	BTT3050EJXUMA1

Table of contents

	Features	1
	Potential applications	1
	Product validation	1
	Description	1
	Table of contents	3
1	Block diagram	5
2	Pin configuration	6
3	General product characteristics	7
3.1	Absolute maximum ratings	7
3.2	Functional range	8
3.3	Thermal resistance	9
3.4	Transient thermal impedance	10
4	Power stage	11
4.1	Output on-state resistance	11
4.2	Resistive load output timing	12
4.3	Adjustable switching speed and slewrate	12
4.3.1	Output clamping	14
4.3.2	Maximum load inductance	15
4.4	Reverse current capability	16
4.5	Characteristics	16
5	Diagnostics	17
5.1	Functional description of the STATUS pin	17
5.2	Characteristics	17
6	Supply and input stage	18
6.1	Supply circuit	18
6.1.1	Undervoltage shutdown	18
6.1.2	Supply current consumption	18
6.2	Characteristics	19
7	Protection functions	20
7.1	Overvoltage clamping on output	20
7.2	Thermal protection	20
7.3	Overcurrent limitation and short circuit behavior	20
7.4	Reset latch condition	20
7.4.1	Reset via STATUS pin	20
7.4.2	Reset via STATUS pin and IN pin connected together	21
7.5	Characteristics	22

8	Electrical characteristics	23
8.1	Power stage	23
8.2	Protection	24
8.3	Supply and input stage	25
8.4	Diagnostics	26
9	Characterization results	28
9.1	Power stage	28
9.2	Protection	34
9.3	Supply and input stage	36
10	Application information	42
10.1	Layout recommendations and considerations	42
10.2	Application diagrams	42
11	Package	45
	Revision history	46
	Disclaimer	47

1 Block diagram




Figure 1 Block diagram of BTT3050EJ

2 Pin configuration




Figure 2 Pin configuration

Table 2 Pin definitions and functions

Pin	Symbol	I/O	Function
1	IN	I	If IN logic is high, switches ON the power DMOS If IN logic is low, switches OFF the power DMOS
2	VDD	I	Logic supply voltage pin, 3.3 V to 5.5 V
3	STATUS	I/O	RESET thermal latch function by microcontroller and pull-up If STATUS logic is high, device is in normal operation If STATUS logic is low, device is in overtemperature condition
4	SRP	I	Slew rate control with external resistor
5	NC	–	Pin internally not connected
6,7,8	GND	I/O	GND; source of power DMOS and logic ¹⁾
Cooling Tab	OUT	I/O	Load connection, drain of power DMOS

1) All GND pins must be connected together




Figure 3 Naming definition of electrical parameters

3 General product characteristics

3.1 Absolute maximum ratings

Table 3 Absolute maximum ratings

¹⁾ $T = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			

Output voltages

Output voltage	V_{OUT}	-0.3	–	63	V	Internally clamped	PRQ-296
Battery voltage for short circuit protection (extended range)	$V_{\text{BAT(SC)}}$	-0.3	–	36	V	$V_{\text{IN}} = 5\text{ V}$; $T_{\text{A}} = 25^{\circ}\text{C}$, 125°C (3 samp./temp.); R_{ECU} (pin OUT) = 20 m Ω ; R_{CABLE} (pin OUT) = 16 m Ω ; L_{CABLE} (pin OUT) = 1 $\mu\text{H/m}$; L_{SC} (pin OUT) = 5 $\mu\text{H} + L_{\text{cable}}$; $l = 40\text{ m}$	PRQ-297

Power stage

Load current	I_{L}	0	–	$I_{\text{L(LIM)}}$	A	–	PRQ-298
--------------	----------------	---	---	---------------------	---	---	---------

Logic pins

Input voltage	V_{IN}	-0.3	–	5.5	V	–	PRQ-299
Status voltage	V_{STATUS}	-0.3	–	5.5	V	–	PRQ-300
SRP voltage	V_{SRP}	-0.3	–	5.5	V	–	PRQ-301
Supply voltage	V_{DD}	-0.3	–	6.5	V	–	PRQ-302

Energy capability

Energy single pulse	E_{AS}	–	–	100	mJ	$I_{\text{L(0)}} = I_{\text{L(NOM)}}$; $V_{\text{BAT}} = 28\text{ V}$; $T_{\text{J(0)}} = 150^{\circ}\text{C}$	PRQ-303
Energy repetitive pulse 20 M cycles	$E_{\text{AR(20M)}}$	–	–	50	mJ	$I_{\text{L(0)}} = I_{\text{L(NOM)}}$; $V_{\text{BAT}} = 28\text{ V}$; $T_{\text{J(0)}} = 105^{\circ}\text{C}$	PRQ-306

Temperatures

Junction temperature	T_{J}	-40	–	150	$^{\circ}\text{C}$	–	PRQ-308
Storage temperature	T_{STG}	-55	–	150	$^{\circ}\text{C}$	–	PRQ-309

ESD susceptibility

ESD susceptibility (all pins except OUT tab, to GND)	V_{ESD}	-2	–	2	kV	²⁾ HBM	PRQ-310
ESD susceptibility (OUT tab to GND)	$V_{\text{ESD_OUT}}$	-4	–	4	kV	²⁾ HBM	PRQ-311

(table continues...)

Table 3 (continued) Absolute maximum ratings

¹⁾ $T = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
ESD susceptibility (all pins)	$V_{\text{ESD_CDMA}}$	-500	–	500	V	³⁾ CDM	PRQ-312
ESD susceptibility (corner pins)	$V_{\text{ESD_CDMC}}$	-750	–	750	V	³⁾ CDM	PRQ-313

1) Not subject to production test, specified by design

2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF)

3) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101

Notes:

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as outside normal operating range. Protection functions are not designed for continuous repetitive operation.

3.2 Functional range

Table 4 Functional range

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Battery voltage range for nominal operation	$V_{\text{BAT(NOR)}}$	6	–	36	V	¹⁾	PRQ-314
Supply voltage range for nominal operation	$V_{\text{DD(NOR)}}$	3.3	–	5.5	V	¹⁾	PRQ-316
Supply voltage range for extended_1 operation	$V_{\text{DD(EXT1)}}$	3.0	–	5.5	V	¹⁾ Parameter deviations possible	PRQ-315
Supply voltage range for extended_2 operation	$V_{\text{DD(EXT2)}}$	5.5	–	6.5	V	¹⁾ $V_{\text{BAT}} < 46 \text{ V}$; Parameter deviations possible	PRQ-551
Junction temperature	T_{J}	-40	–	150	°C	¹⁾	PRQ-318
External resistor range for adjustable slewrate operation	R_{SRP}	2.2	–	160	kΩ	¹⁾	PRQ-319

¹⁾ Not subject to production test, specified by design

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical characteristics table.

3.3 Thermal resistance

Table 5 Thermal resistance

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Junction to case	R_{thJC}	–	3.0	–	K/W	¹⁾ ²⁾	PRQ-320
Junction to ambient 2s2p	$R_{thJA(2s2p)}$	–	35	–	K/W	¹⁾ ³⁾	PRQ-321
Junction to ambient (1s0p + 600 mm ² Cu)	$R_{thJA(1s0p)}$	–	45	–	K/W	¹⁾ ⁴⁾	PRQ-322

- ¹⁾ Not subject to production test, specified by design
- ²⁾ Specified R_{thJC} value is simulated at natural convection on a cold plate setup. Bottom of the package is fixed to ambient temperature. $T_{AMB} = 85^{\circ}\text{C}$. Device loaded with 1 W power.
- ³⁾ Specified R_{thJA} value is according to Jedec JESD51-2, -7 at natural convection of FR4 2s2p board; the product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μm Cu, 2 x 35 μm Cu). $T_{AMB} = 85^{\circ}\text{C}$. Device loaded with 1 W power.
- ⁴⁾ Specified R_{thJA} value is according to Jedec JESD51-2, -7 at natural convection on FR4 1s0p board; the product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 600 mm² and 70 μm thickness. $T_{AMB} = 85^{\circ}\text{C}$. Device loaded with 1 W power.

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

3.4 Transient thermal impedance




Figure 4 $Z_{thJA} = f(t_p)$

Typical transient thermal impedance $Z_{thJA} = f(t_p)$, $T_A = 85^\circ\text{C}$.

In [Figure 4](#) the value is according to Jedec JESD51-2, at natural convection on FR4 boards. Where applicable a thermal via array under the exposed pad contacted the first inner copper layer. The device is dissipating 1 W power.

4 Power stage

4.1 Output on-state resistance




Figure 5 Typical on-state resistance $R_{DS(ON)} = f(T_J)$; $V_{DD} = V_{IN} = 5V, 3V$

Figure to be updated.

The on-state resistance depends on the supply voltage (V_{DD}) as well as on the junction temperature (T_J). [Figure 5](#) shows these dependencies in terms of temperature and voltage for the typical on-state resistance $R_{DS(ON)}$. The behavior in reverse polarity is described in [Reverse current capability](#).

4.2 Resistive load output timing




Figure 6 Definition of power output timing for resistive load

Figure 6 shows the typical timing when switching a resistive load.

Both $-(\Delta V/\Delta t)_{ON}$ and $(\Delta V/\Delta t)_{OFF}$ can be calculated using the following formulas:

- Turn-on slew rate: $-(\Delta V/\Delta t)_{ON} = (0.6 \times V_{BAT}) / t_F$
- Turn-off slew rate: $(\Delta V/\Delta t)_{OFF} = (0.6 \times V_{BAT}) / t_R$

NB: the coefficient 0.6 is based on 20% to 80% of V_{BAT} , this is how the measurement of ΔV is defined.

As shown in Figure 6 t_{ON} and t_{OFF} can be calculated from delay time (t_{DON} , t_{DOFF}) and falling/rising time (t_F , t_R) using the following formulas:

- Turn-on time: $t_{ON} = t_{DON} + t_F$
- Turn-off time: $t_{OFF} = t_{DOFF} + t_R$

4.3 Adjustable switching speed and slewrate




Figure 7 Simplified SRP circuit

Figure 7 shows the slew rate control circuit of BTT3050EJ. The circuit includes an ESD protection mechanism via a zener structure.

In order to optimize the switching speed of the MOSFET to a specific application, an external resistor can be connected between SRP pin and GND to select the desired slew rate (see switching timings in [Power stage](#)). The adjustment of the slew rate also allows to balance between electromagnetic emissions and power dissipation.

To reduce the number of external components, the SRP pin can be connected directly to GND. This sets the slew rate at its largest value enabling fast switching timings.

It is not recommended to connect directly SRP pin to V_{DD} or to leave it floating (open).

The accuracy of the switching speed is dependent on the accuracy of the external resistor used. It is recommended to use short connections between the SRP pin and either R_{SRP} , GND bias.

Figure 8 shows the typical relation between switching speed and the external SRP resistor (R_{SRP}).




Figure 8 Typical, simplified diagram representing the relation between R_{SRP} and t_{ON} , t_{OFF} ; $V_{DD} = 5\text{ V}$; $R_{Load} = 6.8\ \Omega, 10\ \Omega$

4.3.1 Output clamping




Figure 9 Output clamp circuitry




Figure 10 Switching an inductive load

When switching off inductive loads with low-side switches, the drain-source voltage V_{OUT} rises above the battery potential due to the inductance tendency to continue driving the current. To prevent unwanted high voltages the device has a voltage clamping mechanism to keep the voltage at $V_{OUT(CLAMP)}$. During this clamping operation mode the device heats up as it dissipates the energy from the inductance. Therefore the maximum allowed load inductance is limited. See [Figure 9](#) and [Figure 10](#) for more details.

Note: Repetitive switching of an inductive load by V_{DD} instead of using the input pin IN is a not recommended operation and may affect the device reliability and reduce the lifetime.

4.3.2 Maximum load inductance

During the demagnetization of inductive loads, energy has to be dissipated by the device.
 This energy can be calculated by (1):

$$E = V_{OUT(CLAMP)} \times \left[\frac{V_{BAT} - V_{OUT(CLAMP)}}{R_L} \times \ln \left(1 - \frac{R_L \times I_L}{V_{BAT} - V_{OUT(CLAMP)}} \right) + I_L \right] \times \frac{L}{R_L} \quad (1)$$

The (2) is simplified under the assumption of $R_L = 0$:

$$E = \frac{1}{2} L I_L^2 \times \left(1 - \frac{V_{BAT}}{V_{BAT} - V_{OUT(CLAMP)}} \right) \quad (2)$$

Figure 11 shows the inductance for a given current that the device BTT3050EJ can withstand.
 For maximum single avalanche energy please refer to E_{AS} parameter in Table 3.




Figure 11 Maximum load inductance for single pulse: $L = f(I_L)$; $T_{J(0)} = 150^\circ\text{C}$; $V_{BAT} = 28\text{ V}$

4.4 Reverse current capability

A reverse battery situation means that the device's drain is pulled below GND potential to $-V_{BAT}$. In this situation the load is driven by a current through the intrinsic body diode of BTT3050EJ and all protections, such as current limitation, overtemperature or overvoltage clamping, are not active.

In inverse or reverse operation via the reverse body diode, the device is dissipating a power loss which is defined by the driven current and the voltage drop on the body diode.

4.5 Characteristics

Please see [Power stage](#) for Electrical characteristics tables.

5 Diagnostics

BTT3050EJ provides a latching digital fault feedback signal on the STATUS pin triggered by an overtemperature shutdown.




Figure 12 Simplified diagnosis circuit

Figure 12 shows the diagnosis circuit of BTT3050EJ. The circuit includes an ESD protection mechanism via a zener structure. Note that $R_{STATUS(int)} + R_{DIAG(int)} = R_{STATUS(LATCH)}$.

5.1 Functional description of the STATUS pin

BTT3050EJ provides digital status information via the STATUS pin to give feedback to a connected microcontroller. The readout of the diagnosis signal is only possible if the STATUS pin has a dedicated connection to the microcontroller and the appropriate pull-up resistor R_{STATUS} is in place. See Figure 32 for recommended values of the external components.

The device is able to operate via STATUS pin and IN pin connected together, however, this condition will inhibit the readout of the diagnosis signal.

In normal operation (no thermal shutdown) the STATUS pin's logic is set "high". It is pulled up via an external resistor (R_{STATUS}) to V_{DD} .

Internally it is connected to an open drain MOSFET through an internal resistor.

In case of a thermal shutdown (fault) the internal MOSFET, connected to the STATUS pin, pulls its voltage down to GND providing a "low" level signal to the microcontroller $V_{STATUS(LATCH)}$.

Fault mode operation remains active independently from the INPUT pin state until it is reset.

To reset the latch fault signal of BTT3050EJ, the STATUS pin has to be externally pulled up. This behavior is shown in Figure 15. For other configurations and how to reset the latch OFF of the DMOS, please see [Reset latch condition](#).

5.2 Characteristics

Please see [Diagnostics](#) for Electrical characteristics tables.

6 Supply and input stage




Figure 13 Simplified supply and input circuit

Figure 13 shows the supply and input circuit of BTT3050EJ. Both terminals include an ESD protection mechanism via a zener structure.

6.1 Supply circuit

The device's supply is not internally regulated but provided by an external supply. Therefore a reverse polarity protected and buffered (3.3 V..5.5 V) voltage supply is required at V_{DD} pin. To achieve the best $R_{DS(ON)}$ and the fastest switching speed a 5 V supply is required.

6.1.1 Undervoltage shutdown

In order to ensure a stable device behavior under all allowed conditions the supply voltage V_{DD} is monitored.

The output switches off if the supply voltage V_{DD} drops below the switch-off threshold $V_{DD(TH)L}$.

If the supply voltage V_{DD} drops below the supply voltage reset threshold $V_{DD(RESET)}$ a reset of the STATUS signal and the latch-off state will occur.

The device functions are only given for supply voltages above the supply voltage threshold $V_{DD(TH)H}$.

6.1.2 Supply current consumption

The supply current consumption is determined by the state of the input voltage, being low, with the $I_{DD(OFF)}$ and being high, with the $I_{DD(ON)}$.

After a thermal shutdown, when the device is in OFF latch mode, the current consumption values matches the normal ON state $I_{DD(ON)}$ as long as input is high.

However in PWM the consumption depends on the switching frequency. The higher the frequency, the higher the $I_{DD(PWM)}$.

Figure 14 shows the typical relation between the supply current consumption and the switching frequency considering a duty-cycle of 50%.




Figure 14 Typical $I_{DD(PWM)}$ versus switching frequency at 50% duty cycle

6.2 Characteristics

Please see [Supply and input stage](#) for Electrical characteristics tables.

7 Protection functions

BTT3050EJ provides embedded protection functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operations. Protection functions are not to be used for continuous or repetitive operation. BTT3050EJ has implemented a latched overtemperature shutdown function.

In the event of overtemperature shutdown the device will remain OFF until the latch is reset via STATUS pin.

7.1 Overvoltage clamping on output

BTT3050EJ limits the drain-source voltage V_{DS} at a certain level $V_{OUT(CLAMP)}$.

The overvoltage clamping is overruling the other protection functions. Power dissipation has to be limited not to exceed the maximum allowed junction temperature.

This function is also used in terms of inductive clamping. Please see also [Output clamping](#) for more details.

7.2 Thermal protection

The device is protected against overtemperature due to overload and/or bad cooling conditions by an integrated temperature sensor.

The thermal protection is available when the device is active. In the event of overtemperature shutdown $T_{J(SD)}$, the device will remain OFF until the device is reset via STATUS pin.

Please see [Figure 15](#) and [Figure 16](#).

7.3 Overcurrent limitation and short circuit behavior

BTT3050EJ provides an overcurrent limitation intended to protect against short circuit or overcurrent conditions.

When the drain current reaches the current limitation level $I_{L(LIM)}$, the device will limit the current at that level.

While doing so, the power dissipation will heat up the device. Once the device reaches the overtemperature shutdown threshold $T_{J(SD)}$, it will automatically shutdown and remain OFF until it is reset via STATUS pin.

7.4 Reset latch condition

The reset of the latch OFF mode is done in two stages that need to be performed in the correct sequence.

During the first stage the voltage at the STATUS pin must be below the $V_{STATUS(RESET)L}$ threshold for a time $t > t_{STATUS(RESET)L}$.

In the second stage of the reset sequence, the STATUS pin voltage needs to be pulled-up above the $V_{STATUS(RESET)H}$ threshold for a time $t > t_{STATUS(RESET)H}$.

The total reset time needed is given by the sum of $t_{STATUS(RESET)L}$ and $t_{STATUS(RESET)H}$.

The following paragraphs explain more in detail the reset functionality in different conditions.

7.4.1 Reset via STATUS pin

If the temperature protection shutdowns the device, it will remain latched OFF independently of the input signal at IN pin. Simultaneously, the STATUS pin signal will be signalized low $V_{STATUS(LATCH)}$. In order to reset the latch condition, the STATUS pin needs to remain below $V_{STATUS(RESET)L}$ for a time $t > t_{STATUS(RESET)L}$ before being externally pulled-up to $V_{STATUS(RESET)H}$ for a time $t > t_{STATUS(RESET)H}$.

Please refer to [Figure 15](#) and the application diagram in [Figure 32](#).

This configuration allows the device to be driven with high frequency PWM signal via the IN pin without a risk of resetting the device in case it goes in protection shutdown mode (latch OFF).




Figure 15 Mechanism to reset latch condition via STATUS pin

7.4.2 Reset via STATUS pin and IN pin connected together

If STATUS and IN pins are connected together (no R_{STATUS} pull-up external resistor), the voltage provided through the IN pin will prevent to signalize the STATUS low.

To reset the device under this condition, the STATUS – IN connection need to be pulled-down to $V_{\text{STATUS(RESET)L}}$ for a time $t > t_{\text{STATUS(RESET)L}}$ before being pulled-up to $V_{\text{STATUS(RESET)H}}$ for a time $t > t_{\text{STATUS(RESET)H}}$.

Please refer to [Figure 16](#) and the application diagram in [Figure 33](#).

If no diagnosis of the device is required, this configuration avoids the need of a dedicated I/O from the microcontroller for the STATUS pin. The maximum frequency allowed in PWM mode via IN pin preventing to reset the device is constrained by the $t_{\text{STATUS(RESET)L}}$ and $t_{\text{STATUS(RESET)H}}$ times.




Figure 16 Mechanism to reset latch condition with STATUS pin and IN pin connected together

Note: For better understanding, the time scale is not linear. The real timing of this drawing is application dependent and cannot be described.

7.5 Characteristics

Please see [Protection](#) for Electrical characteristic tables.

8 Electrical characteristics

Please note that [Electrical characteristics](#) shows the deviation of a parameter at a given input voltage and junction temperature. Typical values show the typical parameters expected from manufacturing and in typical application condition. All voltages and currents naming and polarity in accordance to [Figure 3](#).

8.1 Power stage

Please see [Power stage](#) for parameters description and further details.

Table 6 Power stage

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{\text{BAT}} = 28\text{ V}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Static characteristics							
On-state resistance at 5 V supply and 25°C	$R_{\text{DS(ON)}}_{5_25}$	–	50	63	mΩ	$I_{\text{L}} = I_{\text{L(NOM)}}; V_{\text{DD}} = 5 \text{ V}; T_{\text{J}} = 25^{\circ}\text{C}$	PRQ-168
On-state resistance at 5 V supply and 150°C	$R_{\text{DS(ON)}}_{5_150}$	–	85	100	mΩ	$I_{\text{L}} = I_{\text{L(NOM)}}; V_{\text{DD}} = 5 \text{ V}; T_{\text{J}} = 150^{\circ}\text{C}$	PRQ-169
On-state resistance at 3 V supply and 25°C	$R_{\text{DS(ON)}}_{3_25}$	–	63	78	mΩ	$I_{\text{L}} = I_{\text{L(NOM)}}; V_{\text{DD}} = 3 \text{ V}; T_{\text{J}} = 25^{\circ}\text{C}$	PRQ-172
On-state resistance at 3 V supply and 150°C	$R_{\text{DS(ON)}}_{3_150}$	–	105	130	mΩ	$I_{\text{L}} = I_{\text{L(NOM)}}; V_{\text{DD}} = 3 \text{ V}; T_{\text{J}} = 150^{\circ}\text{C}$	PRQ-173
Nominal load current	$I_{\text{L(NOM)}}$	–	4.0	–	A	¹⁾ $T_{\text{J}} < 150^{\circ}\text{C}; T_{\text{A}} = 85^{\circ}\text{C}; V_{\text{DD}} = 5 \text{ V}$	PRQ-174
OFF state load current, output leakage current	$I_{\text{L(OFF)}}_{85}$	–	0	1	μA	²⁾ $T_{\text{J}} \leq 85^{\circ}\text{C}$	PRQ-175
OFF state load current, Output leakage current at 150°C	$I_{\text{L(OFF)}}_{150}$	–	2	10	μA	$T_{\text{J}} = 150^{\circ}\text{C}$	PRQ-176

Reverse diode

Reverse diode forward voltage	$-V_{\text{DS}}$	–	0.6	1	V	$V_{\text{IN}} = 0\text{ V}$	PRQ-177
-------------------------------	------------------	---	-----	---	---	------------------------------	---------

Switching times. RSRP = short to GND; VBAT = 28 V; VDD = 5 V; $R_{\text{Load}} = 10\ \Omega$.

Turn-on delay time	$t_{\text{DON_5(0)}}$	1.2	2.7	6.8	μs	–	PRQ-178
Turn-off delay time	$t_{\text{DOFF_5(0)}}$	1.0	2.8	5.5	μs	–	PRQ-179
Turn-on output fall time	$t_{\text{F_5(0)}}$	0.5	1.4	2.5	μs	–	PRQ-180
Turn-off output rise time	$t_{\text{R_5(0)}}$	0.3	0.8	2.0	μs	–	PRQ-181

(table continues...)

Table 6 (continued) Power stage

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{BAT} = 28\text{ V}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			

Switching times. $R_{SRP} = 5.8\text{ k}\Omega$; $V_{BAT} = 28\text{ V}$; $V_{DD} = 5\text{ V}$; $R_{Load} = 10\text{ }\Omega$.

Turn-on delay time	$t_{DON_5(5K8)}$	1.7	3.1	6.9	μs	–	PRQ-182
Turn-off delay time	$t_{DOFF_5(5K8)}$	1.4	4.5	7.6	μs	–	PRQ-183
Turn-on output fall time	$t_{F_5(5K8)}$	1.1	2.1	3.6	μs	–	PRQ-184
Turn-off output rise time	$t_{R_5(5K8)}$	1.0	1.7	2.9	μs	–	PRQ-328

Switching times. $R_{SRP} = 58\text{ k}\Omega$; $V_{BAT} = 28\text{ V}$; $V_{DD} = 5\text{ V}$; $R_{Load} = 10\text{ }\Omega$.

Turn-on delay time	$t_{DON_5(58K)}$	5.5	10.5	15.3	μs		PRQ-329
Turn-off delay time	$t_{DOFF_5(58K)}$	6.6	20.4	40.9	μs		PRQ-330
Turn-on output fall time	$t_{F_5(58K)}$	5.7	11.3	18.6	μs		PRQ-331
Turn-off output rise time	$t_{R_5(58K)}$	6.9	12.8	19.3	μs		PRQ-332

Switching times. $R_{SRP} = 1\text{ M}\Omega$; $V_{BAT} = 28\text{ V}$; $V_{DD} = 5\text{ V}$; $R_{Load} = 10\text{ }\Omega$.

Turn-on delay time	$t_{DON_5(1M)}$	9.3	17.0	42.2	μs	–	PRQ-337
Turn-off delay time	$t_{DOFF_5(1M)}$	10.4	44.2	139	μs	–	PRQ-338
Turn-on output fall time	$t_{F_5(1M)}$	8.9	26.7	64.7	μs	–	PRQ-339
Turn-off output rise time	$t_{R_5(1M)}$	8.9	27.1	68.2	μs	–	PRQ-340

1) Not subject to production test, calculated by R_{thJA} and $R_{DS(ON)}$

2) Not subject to production test, specified by design

8.2 Protection

Please see [Protection functions](#) for parameter description and further details.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Table 7 Protection

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{\text{BAT}} = 28\text{ V}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Thermal shutdown							
Thermal shutdown junction temperature	$T_{\text{J(SD)}}$	150	175	200	°C	¹⁾ $V_{\text{DD}} = 5\text{ V}$	PRQ-185
Overtemperature shutdown STATUS delay at 5 V	$t_{\text{TJ(SD)5}}$	–	4.5	–	μs	¹⁾ Delay time to trigger STATUS signal; $V_{\text{DD}} = 5\text{ V}$; $T_{\text{AMB}} = 25^{\circ}\text{C}$	PRQ-189
Overtemperature shutdown STATUS delay at 3 V	$t_{\text{TJ(SD)3}}$	–	4.2	–	μs	¹⁾ Delay time to trigger STATUS signal; $V_{\text{DD}} = 3\text{ V}$; $T_{\text{AMB}} = 25^{\circ}\text{C}$	PRQ-191

Overvoltage protection/clamping

Drain clamp voltage	$V_{\text{OUT(CLAMP)}}$	63	72	83	V	$V_{\text{IN}} = 0\text{ V}$; $I_{\text{D}} > 50\text{ mA}$	PRQ-193
---------------------	-------------------------	----	----	----	---	--	---------

Current limitation

Current limitation level	$I_{\text{L(LIM)5}}$	10	16	22	A	²⁾ $V_{\text{DD}} = 5\text{ V}$	PRQ-196
--------------------------	----------------------	----	----	----	---	--	---------

¹⁾ Not subject to production test, specified by design

²⁾ Parameter tested at $V_{\text{BAT}} = 5\text{ V}$; specified up to $V_{\text{BAT}} = 36\text{ V}$

8.3 Supply and input stage

Please see [Supply and input stage](#) for description and further details.

Table 8 Supply and input stage

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{\text{BAT}} = 28\text{ V}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Supply							
Supply on threshold voltage high	V _{DD(TH)H}	2.4	2.8	3	V	–	PRQ-202
Supply off threshold voltage low	V _{DD(TH)L}	2.3	2.7	2.9	V	¹⁾ DMOS switches OFF below threshold	PRQ-203

(table continues...)

Table 8 (continued) Supply and input stage

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{BAT} = 28\text{ V}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Supply current, continuous ON operation	$I_{DD(ON)}$	–	150	250	μA	ON-state; $V_{DD} = 5.5\text{ V}$; $V_{IN} = 5\text{ V}$; $I_{L(0)} = I_{L(NOM)}$	PRQ-206
Standby supply current	$I_{DD(OFF)}$	–	0.3	3	μA	²⁾ $V_{IN} = 0\text{ V}$; $V_{DD} = 5.5\text{ V}$	PRQ-212

Input

Input on threshold voltage; 5.5 V supply	$V_{IN(TH)H_5.5}$	1.9	2.4	2.8	V	$V_{DD} = 5.5\text{ V}$	PRQ-213
Input off threshold voltage; 5.5 V supply	$V_{IN(TH)L_5.5}$	1.2	1.5	1.8	V	$V_{DD} = 5.5\text{ V}$	PRQ-214
Input on threshold voltage; 3 V supply	$V_{IN(TH)H_3}$	1.2	1.5	1.8	V	$V_{DD} = 3\text{ V}$	PRQ-219
Input off threshold voltage; 3 V supply	$V_{IN(TH)L_3}$	0.7	1	1.2	V	$V_{DD} = 3\text{ V}$	PRQ-220
Input pull down current	I_{IN}	20	45	80	μA	$V_{IN} \leq 5.5\text{ V}$; $V_{DD} \leq 5.5\text{ V}$	PRQ-222

¹⁾ Undervoltage shutdown protection doesn't reset the OFF latch mode

²⁾ Not subject to production test, specified by design

8.4 Diagnostics

Please see [Diagnostics](#) for parameters description and further details.

Table 9 Diagnostics

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{BAT} = 28\text{ V}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			

Diagnostics

Status pin latch voltage	$V_{STATUS(LATCH)}$	–	–	1	V	⁶⁾ ¹⁾ $V_{DD} = 5\text{ V}$; $R_{STATUS} = 100\text{ k}\Omega$; $3\text{ V} \leq V_{IN} \leq 5\text{ V}$; latched fault signal	PRQ-227
Status pin reset threshold low	$V_{STATUS(RESET)L_5}$	1	1.4	1.7	V	²⁾ $V_{DD} = 5\text{ V}$	PRQ-228
Status pin reset threshold high	$V_{STATUS(RESET)H_5}$	1.7	2.2	2.6	V	³⁾ $V_{DD} = 5\text{ V}$	PRQ-229
Status reset low time	$t_{STATUS(RESET)L_5}$	1	1.6	2.4	ms	⁶⁾ ⁴⁾ $V_{DD} = 5\text{ V}$	PRQ-230
Status reset high time	$t_{STATUS(RESET)H_5}$	20	35	70	μs	⁶⁾ ⁵⁾ $V_{DD} = 5\text{ V}$	PRQ-231

(table continues...)

Table 9 (continued) **Diagnostics**

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{\text{BAT}} = 28\text{ V}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Status pin reset threshold low	$V_{\text{STATUS(RESET)L}_3}$	0.7	1	1.2	V	²⁾ $V_{\text{DD}} = 3\text{ V}$	PRQ-232
Status pin reset threshold high	$V_{\text{STATUS(RESET)H}_3}$	1.2	1.6	1.9	V	³⁾ $V_{\text{DD}} = 3\text{ V}$	PRQ-233
Status reset low time	$t_{\text{STATUS(RESET)L}_3}$	0.5	1	2.3	ms	^{6) 4)} $V_{\text{DD}} = 3\text{ V}$	PRQ-234
Status reset high time	$t_{\text{STATUS(RESET)H}_3}$	8	15	50	μs	^{6) 5)} $V_{\text{DD}} = 3\text{ V}$	PRQ-235
Status pin leakage current (no latch)	$I_{\text{STATUS(NOLATCH)}}$	–	–	1	μA	⁶⁾ $3\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V};$ $V_{\text{STATUS}} \leq 5.5\text{ V};$ $0\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	PRQ-236
Status pin internal resistance (latch active)	$R_{\text{STATUS(LATCH)}}$	7	10	15	$\text{k}\Omega$	$R_{\text{STATUS(LATCH)}} = R_{\text{STATUS(int)}} + R_{\text{DIAG(int)}}$	PRQ-237

- 1) Latch feedback signal voltage drop considering $V_{\text{DD}} = 5\text{ V}$ and $R_{\text{STATUS}} = 100\text{ k}\Omega$.
- 2) Voltage threshold needed at the STATUS pin to initialize the reset sequence of the latch OFF mode. If STATUS pin and IN pin are connected together, same voltage threshold applies.
- 3) Voltage threshold needed at the STATUS pin to complete the reset sequence of the latch OFF mode. If STATUS pin and IN pin are connected together, same voltage range applies.
- 4) Time needed to remain below $V_{\text{STATUS(RESET)L}}$ to initialize the reset sequence of the latch OFF mode. See [Chapter 6.4](#) for more information.
- 5) Time needed to remain above $V_{\text{STATUS(RESET)H}}$ after $V_{\text{STATUS(RESET)L}}$ is applied to conclude the reset sequence. See [Chapter 6.4](#) for more information.
- 6) Not subject to production test, specified by design.

9 Characterization results

Typical performance characteristics.

9.1 Power stage




Figure 17 Typical $R_{DS(ON)}$ vs. V_{DD} ; $I_L = I_{L(NOM)}$; $V_{IN} = 3\text{ V}$; $V_{DD} = 3.. 5.5\text{ V}$; $V_{BAT} = 28\text{ V}$; $R_{SRP} = 0\ \Omega$




Figure 18 Typical $I_{L(OFF)}$ vs. T_J at $V_{IN} = 0$ V; $V_{DD} = 0$ V, 5 V; $V_{BAT} = 28, 36, 58$ V; $T_J = -40, 25, 85, 105, 150^{\circ}C$




Figure 19 Typical destruction point E_{AS} versus I_L at $T_{J(0)} = 150^\circ\text{C}$, $V_{BAT} = 28\text{ V}$; $I_L(NOM)$, $2 \times I_L(NOM)$




Figure 20 Typical E_{AR} versus I_L at $T_{J(0)} = 25, 105^\circ\text{C}$, $V_{BAT} = 28\text{ V}$; Nr. cycles = 20 Mio cycles; $I_L = I_L(NOM)$, $2 \times I_L(NOM)$




Figure 21 Typical E_{ON} and E_{OFF} vs. R_{SRP} at $T_A = 25^\circ C$, $V_{DD} = 3V$ and $5.5V$; $V_{BAT} = 28V$; $I_N = 5V$; STATUS = pulled-up to V_{DD} ; $R_{LOAD} = 6.8\Omega$

Dynamic characteristics




Figure 22 Typical t_F , t_R , t_{DON} , t_{DOFF} versus R_{SRP} at $V_{IN} = 5\text{ V}$; $V_{DD} = 5\text{ V}$; $V_{BAT} = 28\text{ V}$; $R_L = 6.8\ \Omega$, $10\ \Omega$; $R_{SRP} = (0\text{ k}\Omega, 2.2\text{ k}\Omega, 5.8\text{ k}\Omega, 10\text{ k}\Omega, 58\text{ k}\Omega, 160\text{ k}\Omega, \text{open})$; $T_J = -40 \dots 150^\circ\text{C}$




Figure 23

Typical t_F , t_R , t_{DON} , t_{DOFF} versus R_{SRP} at $V_{IN} = 3 V$; $V_{DD} = 3 V$; $V_{BAT} = 28 V$; $R_L = 6.8 \Omega, 10 \Omega$; $R_{SRP} = (0 k\Omega, 2.2 k\Omega, 5.8 k\Omega, 10 k\Omega, 58 k\Omega, 160 k\Omega, \text{open})$; $T_J = -40 \dots 150^\circ C$

9.2 Protection




Figure 24 Typical $I_{L(LIM)}$ versus $V_{DD} = 3, 6.5$ V; $V_{IN} = 5$ V; $V_{BAT} = 0 \dots 63$ V; $T_J = -40, 25, 85, 105, 150^\circ\text{C}$




Figure 25 Typical time to shut down $t_{TJ(SD)}$ versus I_L ; $V_{BAT} = 28$ V; $V_{DD} = 3.3, 5$ V; $V_{IN} = 5$ V; $R_{thJA}(2s2p)$

9.3 Supply and input stage




Figure 26 Typical $V_{DD(TH)}$ versus T_J at $T_J = -40 \dots 150^\circ\text{C}$; $V_{DD(TH)H}$ and $V_{DD(TH)L}$; $V_{IN} = 3 \text{ V}$; $R_{LOAD} = 150 \text{ k}\Omega$; $R_{SRP} = GND$; $V_{BAT} = 28 \text{ V}$




Figure 27 Typical $I_{DD(ON)}$ versus R_{SRP} at $T_J = -40 \dots 150^\circ C$, $I_L = I_{L(NOM)}$; $V_{IN} = 3 V$; $V_{DD} = 5 V$; $V_{BAT} = 28 V$; $R_{SRP} = GND$




Figure 28 Typical $I_{DD(ON)}$ versus V_{DD} at $V_{DD} = 3 \dots 6.5$ V; $T_J = -40 \dots 150^\circ\text{C}$; $I_L = I_{L(NOM)}$; $V_{IN} = 3$ V; $V_{BAT} = 28$ V; $R_{SRP} = GND$




Figure 29 Typical I_{DD(LIM)} versus V_{DD} at V_{DD} = 3 .. 6.5 V; T_J = -40 .. 150 °C; V_{IN} = 3 V; R_{SRP} = GND; V_{BAT} = 5 V




Figure 30 Typical $V_{IN(TH)}$ versus V_{DD} $V_{IN(TH)H}$ and $V_{IN(TH)L}$; $V_{DD} = 3 \dots 6.5$ V; $T_J = -40 \dots 150^\circ\text{C}$; $R_{LOAD} = 150$ k Ω ; $R_{SRP} = GND$; $V_{BAT} = 28$ V




Figure 31 Typical T_{jSD} versus V_{DD} at $V_{IN} = 3 \dots 5.5 \text{ V}$; $V_{DD} = 3, 6.5 \text{ V}$; $I_L = I_{L(NOM)}$; $V_{BAT} = 28 \text{ V}$

10 Application information

10.1 Layout recommendations and considerations

As consequences of the fast switching times for high currents (I_{NOM} and above), special care has to be taken to the PCB layout. Stray inductances have to be minimized, as BTT3050EJ has no separate pin for power ground and logic ground. Therefore, it is recommended:

- To ensure that the offset between the ground connection of the SRP resistor and ground pins of the device is minimized. R_{SRP} should be placed next to the device and directly connected to the GND pins, to avoid any influence of GND shift to SRP functionality.
- To ensure that the offset between the ground of the V_{DD} supply and the ground of the pins of the device is minimized.

The maximum parasitic capacitance between the SRP line and GND (C_{SRP}) has to be less than 10 pF to avoid any influence on SRP functionality (e.g. switching times).

10.2 Application diagrams

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

Recommended values for $V_{\text{IN}} = V_{\text{DD}} = 5 \text{ V}$: $R_{\text{STATUS}} = 100 \text{ k}\Omega$.

Table 10 R_{SRP} switching modes

$R_{\text{SRP_min}}$	$R_{\text{SRP_max}}$	Unit	Behavior
0	2.2	k Ω	Fast switching mode. SRP pin can be connected to GND.
2.2	160	k Ω	Adjustable switching mode
160	1000	k Ω	Slow switching mode

For switching timings, please refer to [Power stage](#).






Figure 33 Application diagram to use IN pin and STATUS pin simultaneously with different supply and microcontroller voltage class

Example given for $V_{IN} = 3.3\text{ V}$; $V_{DD} = 5\text{ V}$ allows to maintain an optimal $R_{DS(ON)}$ while driving the input with a 3.3 V microcontroller. This configuration does not make possible the readout of the fault signal and will reset the latch OFF via IN pin (see parameters in [Diagnostics](#)).

For R_{SRP} recommended values, please see [Table 10](#).

Note: *This are very simplified examples of an application circuit. The function must be verified in the real application.*

11 Package




Figure 34 PG-TDSO-8

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Revision history

Document version	Date of release	Description of changes
Rev.1.00	2022-01-18	Datasheet creation

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-01-18

Published by

Infineon Technologies AG
81726 Munich, Germany

© 2022 Infineon Technologies AG
All Rights Reserved.

Do you have a question about any
aspect of this document?

Email: erratum@infineon.com

Document reference
IFX-jxg1642157686944

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.