SN54LS630, SN74LS630 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

D2550, MARCH 1980-REVISED MARCH 1988

(TIM99630)

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Fast Processing Times:

Write Cycle: Generates Check Word in

45 ns Typical

Read Cycle: Flags Errors in 27 ns Typical

Power Dissipation 600 mW Typical

description

The 'LS630 device is a 16-bit parallel error detection and correction circuit (EDAC) in a 28-pin, 600-mil package. It uses a modified Hamming code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit words from memory are processed by the EDAC to determine if errors have occurred in memory.

Single-bit errors in the 16-bit data word are flagged and corrected.

Single-bit errors in the 6-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 16-bit word is not in error. The correction cycle will simply pass along the original 16-bit word in this case and produce error syndrome bits to pinpoint the error-generating location.


Dual-bit errors are flagged but not corrected. These dual errors may occur in any two bits of the 22-bit word from memory (two errors in the 16-bit data word, two errors in the 6-bit check word, or one error in each word).

The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 22-bit word are beyond the capabilities of these devices to detect.

SN74LS630 . . . N PACKAGE (TOP VIEW) DFF 1 28 VCC 27 SEF DB0 2 26 S1 DB1 ☐ 3 CONTROL 25 S0 DB2∏4 24 CB0 DB3∏5 23 CB1 DB4∏6 CHECK 22 TCB2 DATA DB5 7 21 CB3 BITS BITS DB6∏8 20 CB4 DB7∏9 DB8∏10 19 CB5 18 DB15 DB9∏11 DATA 17 DB14 DB10∐12 16 DB13 BITS DB11 13 15 DB12 GND∏14

SN54LS630, . . . JD PACKAGE


SN54LS630 . . . FK PACKAGE



CONTROL FUNCTION TABLE

Memory	Control					Error Flag		
Cycle	S1 S0		EDAC Function	Data I/O	Check Word I/O	SEF	DE	
WRITE	L	L	Generate Check Word	Input Data	Output Check Word	L	L	
READ	L	Н	Read Data & Check Word	Input Data	Input Check Word	L	L	
READ	Н	н	Latch & Flag Errors	Latch Data	Latch Check Word	Ena	bled	
READ	н	L	Correct Data Word & Generate Syndrome Bits	Output Corrected Data	Output Syndrome Bits	En	abled	

functional block diagram



ERROR FUNCTION TABLE

Total N	umber of Errors	Erro	Flags	Data Correction	
16-Bit Data	6-Bit Checkword	SEF	DEF		
0	0	L	L	Not Applicable	
1	0	Н	L	Correction	
'n	1	н	L	Correction	
1	1	н	н	Interrupt	
,	o	н	н	Interrupt	
0	,	н	Н	Interrupt	

In order to be able to determine whether the data from the memory is acceptable to use as presented to the bus, the EDAC must be strobed to enable the error flags and the flags will have to be tested for the zero condition.

The first case in the error function table represents the normal, no-error condition. The CPU sees lows on both flags. The next two cases of single-bit errors require data correction. Although the EDAC can discern the single check bit error and ignore it, the error flags are identical to the single error in the 16-bit data word. The CPU will ask for data correction in both cases. An interrupt condition to the CPU results in each of the last three cases, where dual errors occur-

error detection and correction details

During a memory write cycle, six check bits (CBO-CB5) are generated by eight-input parity generators using the data bits as defined below. During a memory read cycle, the 6-bit check word is retrieved along with the actual data.



SN54LS630, SN74LS630

CHECKWORD	16-BIT DATA WORD															
BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	×	x		×	×				×	×	×			×		
CB1	×		×	×		×	×		×			×			×	
CB2		×	×		×	×		×		×			×			×
CB3	×	×	×				x	×			×	×	×			
CB4				×	×	×	×	×						×	×	×
CB5									×	×	x	×	×	x	×	×

The six check bits are parity bits derived from the matrix of data bits as indicated by "x" for each bit.

Error detection is accomplished as the 6-bit check word and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low. (It should be noted that the sense of two of the check bits, bits CBO and CB1, is inverted to ensure that the gross-error condition of all lows and all highs is detected.)

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 16-bit data word will change the sense of exactly three bits of the 6-bit check word. Any single error in the 6-bit check word changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.

Any two-bit error will change the sense of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set high when any two-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.


Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 16-bit data word and 6-bit check word from memory with the new check word with one (check word error) or three (data word error) inverted bits.

As the corrected word is made available on the data word I/O port, the check word I/O port presents a 6-bit syndrome error code. This syndrome code can be used to identify the bad memory chip.

		S	YNDROME	ERROR	ODE	
ERROR LOCATION	CB0	CB1	CB2	CB3	CB4	CB5
D80	L	L	Н	L	H	н
DB1	L	н	L	L	н	н
D82	н	L	L	L	Н	н
DB3	L	L	н	н	L	н
D84	l L	н	L	н	L	н
DB5	Н	L	Ł	н	L	н
DB6	н	L	н	L	L	н
DB7	H	н	L	L	L	н
DB8	L	L	н	H	н	L
DB9	L	н	L	н	н	L
DB10	L	н	н	L	н	L
DB11	н	L	н	L	н	L
DB12	l H	н	L	L	н	L
DB13	Ł	н	н	н	L	L
DB14	Н	L	н	н	L	L
DB15	ļ н	н	L	н	L	L
CB0	L	н	н	н	Н	н
CB1	Н	L	н	н	н	н
CB2	н	н	L	н	н	н
CB3	н	н	н	L	н	н
CB4	н	н	Н	н	L	н
CB5	H	н	н	н	Н	L
NO ERROR	н	н	н	н	н	н



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V 7 V
Input voltage: 50 and 51		5.5 V
CB and DB		5.5 V
Off-state output voltage	EE90 +a	12500
Operating free-air temperature range:	SN54LS630	7200
	SN74LS630	0 /0 0
Storage temperature range	-65 °C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54LS630			s	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	<u>L</u> _
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
¹ ОН	00001	CB or DB, 'LS630 only			1			- 1	mA.
	High-level output current	DEF or SEF			- 0.4			- 0.4.	
Vон	High-level output voltage	CB or DB, 'LS631 only			5.5			5.5	V
TOH		CB or DB			12			24	mA.
loL	Low-level output current	DEF or SEF			4			8	
		CB or DB before S11 1	15			15			ns
tsu	Setup time	CB or DB before S111	45			45			L
t _h	Hold time	CB or DB after S11	15			15			ns
TA	Operating free-air temperatu	re	- 55		125	0		70	°C

 $[\]ensuremath{^{\uparrow}}$ This time guarantees the input data and checkword will be latched.

[‡] This time guarantees the input data and checkword will be latched plus that no glitch will occur on SEF or DEF flags.

[†] The upward-pointing arrow indicates a transition from low to high.

SN54LS630, SN74LS630 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SI	154LS	30	s				
			TEST CON	MIN	TYP\$	MAX	MIN	TYP\$	MAX	UNIT	
VIH	High-level input voltage			2			2			V	
VIL	Low-level input voltage						0.7	f =	-	0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5	1		-1.5	V
	High-level output voltage	CB or DB	V _{CC} = MIN,	I _{OH} = MAX	2.4	3.3		2.4	3.2	•	v
VOH	rrigit-lever output voltage	DEF or SEF	V _{IH} = 2 V, V _{IL} = V _{IL} min	I _{OH} =400 μA	2.5	3.4		2.7	3.4		ļ
	Low-level output voltage	CB or DB	V _{CC} = MiN, V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	'
V		CBOLDB		I _{OL} = 24 mA					0.35	0.5	
VOL		DEF or SEF		IOL = 4 mA	1	0.25	0.4		0.25	0.4	
				IOL = 8 mA	1				0.35	0.5	
lozh	Off-state output current, high-level voltage applied	CB or DB	V _{CC} = MAX, S0 and S1 at 2 V	V _O = 2.7 V,			20			20	μА
IOZL	Off-state output current, low-level voltage applied	CB or DB	V _{CC} = MAX, S0 and S1 at 2 V	V _O = 0.4 V,			-200			-200	μΑ
1.	Input current at maximum	CB or DB	V _{CC} = MAX,	V _I = 5.5 V	l .		0.1			0.1	mA
lj.	input voltage	S0 or S1	V _{IH} = 4.5 V	V _I = 7 V	T		0,1			0.1	I III A
Тін	High-level input current		V _{CC} = MAX,	V ₁ = 2.7 V	1		20		-	20	μА
IIL.	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V	1		-0.2			-0.2	mA
18	Short-circuit output	CB or DB	V		-30		-130	-30		-130	mA
'os§	current	DEF or SEF	V _{CC} = MAX		-20		-100	-20		-100	""
¹cc	Supply current		V _{CC} = MAX, S0 a All CB and DB pi DEF and SEF ope	ns grounded,		143	230		143	230	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C, C_L = 45 pF

	FROM	то		'LS6	30	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TY	MAX	JOINT
TPLH Propagation delay time, low-to-high-level output		1	S0 at 0 V, S1 at 0 V,	3	1 65	ns
PLH Propagation delay time, low-to-right level despet	DB	СВ	R ₁ = 667 Ω, See Figure 1	4	5 65	ns
tPHL Propagation delay time, high-to-low-level output [†]		DEF	S0 at 3 V, $R_L = 2 k\Omega$,	2	7 40	
tPLH Propagation delay time, low-to-high-level output ‡	S11	SEF	See Figure 1	2	0 30	ns
tPZH Output enable time to high level [§]	S0↓	CB, DB	S1 at 3 V, R _L = 667 Ω, See Figure 2	2	4 40	ns
tPZL Output enable time to low level§	\$0↓	CB, DB	S1 at 3 V, $R_L = 667 \Omega$, See Figure 1	3	0 45	ns
tPHZ Output disable time from high level	SOT	CB, DB	S1 at 3 V, R _L = 667 Ω, See Figure 2	4	3 65	ns
tPLZ Output disable time from low level	SOf	CB, DB	S1 at 3 V, R _L = 667 Ω See Figure 1	3	1 65	ns

† These parameters describe the time intervals taken to generate the check word during the memory write cycle.

[‡] These parameters describe the time intervals taken to flag errors during the memory read cycle.

§ These parameters describe the time intervals taken to correct and output the data word and to generate and output the syndrome error code during the memory read cycle.

These parameters describe the time intervals taken to disable the CB and DB buses in preparation for a new data word during the memory read cycle.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1-OUTPUT LOAD CIRCUIT

FIGURE 2-OUTPUT LOAD CIRCUIT

TL Devices

typical operating sequences





[†] NOTE: There are two conditions specified for t_{su} of Data or Checkword before S1† . See recommended operating conditions for details.