

Single 8/Differential 4 Channel CMOS Analog Multiplexers with Active Overvoltage Protection

Features

- Analog Overvoltage Protection . . . 70V_{p-p}
- No Channel Interaction During Overvoltage
- ESD Resistant > 4,000V
- 44V Maximum Power Supply
- Fail Safe with Power Loss (No Latch-Up)
- Break-Before-Make Switching
- Analog Signal Range $\pm 15V$
- Access Time (Typical) 500ns
- Standby Power (Typical) 7.5mW

Applications

- Data Acquisition
- Industrial Controls
- Telemetry

Description


The HI-508A and HI-509A are analog multiplexers with Active Overvoltage Protection. Analog input levels may greatly exceed either power supply without damaging the device or disturbing the signal path of other channels. Active protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. Analog inputs can withstand constant 70 volt peak-to-peak levels and typically survive static discharges beyond 4,000 volts. Digital inputs will also sustain continuous faults up to 4 volts greater than either supply. In addition, signal sources are protected from short circuiting should multiplexer supply loss occur; each input presents 1k Ω of resistance under this condition. These features make the HI-508A and HI-509A ideal for use in systems where the analog inputs originate from external equipment or separately powered circuitry. Both devices are fabricated with 44 volt dielectrically isolated CMOS technology. The HI-508A is an 8 channel device and the HI-509 is a 4 channel differential version. If input overvoltage protection is not needed, the HI-508 and HI-509 multiplexers are recommended. For further information see Application Notes 520 and 521.

Each device is available in a 16 pin Plastic or Ceramic DIP and a 20 pad Ceramic LCC package.


The HI-508A/509A are offered in both commercial and military grades. Additional HI-Rel screening including 160 hour burn-in is specified by the "-8" suffix. For MIL-STD-883 compliant parts, request the HI-548/883 or HI-549/883 data sheets.

Pinouts


HI1-508A (CERAMIC DIP)
HI3-508A (PLASTIC DIP)
TOP VIEW




HI1-509A (CERAMIC DIP)
HI3-509A (PLASTIC DIP)
TOP VIEW




HI4-508A (CERAMIC LCC)
TOP VIEW




HI4-509A (CERAMIC LCC)
TOP VIEW



Functional Diagrams



HI-508A



HI-509A

Specifications HI-508A/509A

Absolute Maximum Ratings (Note 1)

V _{SUPPLY(+)} to V _{SUPPLY(-)}	44V	Continuous Current, S or D:	20mA
V _{SUPPLY(+)} to GND	22V	Peak Current, S or D	
V _{SUPPLY(-)} to GND	25V	(Pulsed at 1ms, 10% duty cycle max):	40mA
Digital Input Overvoltage		Junction Temperature	+175°C
+V _{EN} , +V _A	+V _{SUPPLY} +4V	Operating Temperature Ranges:	
-V _{EN} , -V _A	-V _{SUPPLY} -4V	HI-508A/509A-2, -8	-55°C to +125°C
or 20mA, whichever occurs first		HI-508A/509A-4	-25°C to +85°C
Analog Signal Overvoltage (Note 7)		HI-508A/509A-5	0°C to +75°C
+V _S	+V _{SUPPLY} +20V	Storage Temperature Range	-65°C to +150°C
-V _S	-V _{SUPPLY} -20V		

Electrical Specifications Unless Otherwise Specified:

Supplies = +15V, -15V; V_{AH} (Logic Level High) = +4.0V;

V_{AL} (Logic Level Low) = +0.8V. For Test Conditions, consult Performance Characteristics Section.

PARAMETER	TEMP.	HI-508A/HI-509A -2, -8			HI-508A/509A -5			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
ANALOG CHANNEL CHARACTERISTICS								
*V _S , Analog Signal Range	Full	-15		+15	-15		+15	V
*R _{ON} , On Resistance (Note 2)	+25°C		1.2	1.5		1.5	1.8	kΩ
	Full		1.5	1.8		1.8	2.0	kΩ
*I _S (OFF), Off Input Leakage Current (Note 3)	+25°C		0.03			0.03		nA
	Full			50			50	nA
*I _D (OFF), Off Output Leakage Current (Note 3)	+25°C		0.1			0.1		nA
HI-508A	Full			200			200	nA
HI-509A	Full			100			100	nA
*I _D (OFF) with Input Overvoltage Applied (Note 4)	+25°C		4.0			4.0		nA
	Full			2.0				μA
*I _D (ON), On Channel Leakage Current (Note 3)	+25°C		0.1			0.1		nA
HI-508A	Full			200			200	nA
HI-509A	Full			100			100	nA
I _{DIFF} , Differential Off Output Leakage Current (HI-509A Only)	Full			50			50	nA
DIGITAL INPUT CHARACTERISTICS								
*V _{AL} , Input Low Threshold (Note 8)	Full			0.8			0.8	V
*V _{AH} , Input High Threshold	Full	4.0			4.0			V
*I _A , Input Leakage Current (High or Low) (Note 5)	Full			1.0			1.0	μA
SWITCHING CHARACTERISTICS								
*t _A , Access Time	+25°C		0.5			0.5		μs
	Full			1.0			1.0	μs
*t _{OPEN} , Break-Before-Make Delay	+25°C	25	80		25	80		ns
*t _{ON} (EN), Enable Delay (ON)	+25°C		300	500		300		ns
	Full			1000			1000	ns
*t _{OFF} (EN), Enable Delay (OFF)	+25°C		300	500		300		ns
	Full			1000			1000	ns
Settling Time (0.1%)	+25°C		1.2			1.2		μs
(0.01%)	+25°C		3.5			3.5		μs
"OFF Isolation" (Note 6)	+25°C	50	68		50	68		dB
C _S (OFF), Channel Input Capacitance	+25°C		5			5		pF
C _D (OFF), Channel Output Capacitance HI-508A	+25°C		25			25		pF
HI-509A	+25°C		12			12		pF
C _A , Digital Input Capacitance	+25°C		5			5		pF
C _{DS} (OFF), Input to Output Capacitance	+25°C		0.1			0.1		pF
POWER REQUIREMENTS								
P _D , Power Dissipation	Full		7.5			7.5		mW
*I ₊ , Current (Note 7)	Full		0.5	2.0		0.5	2.0	mA
*I ₋ , Current (Note 7)	Full		0.02	1.0		0.02	1.0	mA

*100% tested for Dash 8. Leakage currents not tested at -55°C

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- V_{OUT} = ±10V, I_{OUT} = -100μA.
- Ten nanoamps is the practical lower limit for high speed measurement in the production test environment.
- Analog Overvoltage = ±33V.
- Digital input leakage is primarily due to the clamp diodes (see Schematic). Typical leakage is less than 1nA at 25°C.
- V_{EN} = 0.8V, R_L = 1K, C_L = 15pF, V_S = 7V_{RMS}, I = 100kHz. Worst Case isolation occurs on channel 4 due to proximity of the output pins.
- V_{EN}, V_A = 0V or 4.0V.
- To drive from DTL/TTL Circuits, 1kΩ pull-up resistors to +5.0V supply are recommended.

TRUTH TABLES

HI-508A

A ₂	A ₁	A ₀	EN	"ON" CHANNEL
X	X	X	L	NONE
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

HI-509A


A ₁	A ₀	EN	"ON" CHANNEL PAIR
X	X	L	NONE
L	L	H	1
L	H	H	2
H	L	H	3
H	H	H	4

Performance Characteristics and Test Circuits


Unless Otherwise Specified $T_A = 25^\circ\text{C}$, $V_{\text{Supply}} = \pm 15\text{ V}$,
 $V_{\text{AH}} = +4\text{ V}$, $V_{\text{AL}} = 0.8\text{ V}$

TEST CIRCUIT
NO. 1


ON RESISTANCE vs.
INPUT SIGNAL LEVEL, SUPPLY VOLTAGE




ON RESISTANCE
vs. ANALOG INPUT VOLTAGE




NORMALIZED ON RESISTANCE
vs. SUPPLY VOLTAGE




LEAKAGE CURRENT VS. TEMPERATURE




TEST CIRCUIT
NO. 2*



TEST CIRCUIT
NO. 3*




TEST CIRCUIT
NO. 4*




*Two measurements per channel:
 $+10\text{ V}/-10\text{ V}$ and $-10\text{ V}/+10\text{ V}$.
 (Two measurements per device for $I_D(\text{OFF})$:
 $+10\text{ V}/-10\text{ V}$ and $-10\text{ V}/+10\text{ V}$.)

ANALOG INPUT OVERVOLTAGE CHARACTERISTICS




TEST CIRCUIT
NO. 5

ANALOG INPUT
OVERVOLTAGE CHARACTERISTICS




Performance Characteristics and Test Circuits (continued)




TEST CIRCUIT NO. 6

ON CHANNEL CURRENT vs. VOLTAGE




SUPPLY CURRENT vs. TOGGLE FREQUENCY




TEST CIRCUIT NO. 7

SUPPLY CURRENT vs. TOGGLE FREQUENCY




ACCESS TIME VS. LOGIC LEVEL (HIGH)




TEST CIRCUIT NO. 8


ACCESS TIME vs. LOGIC LEVEL (HIGH)



Switching Waveforms




ACCESS TIME




Switching Waveforms (continued)


TEST CIRCUIT
NO. 9



BREAK-BEFORE-MAKE DELAY (t_{OPEN})




BREAK-BEFORE-MAKE DELAY (t_{OPEN})




*Similar connection for HI-509A

TEST CIRCUIT
NO. 10


ENABLE DRIVE



ENABLE DELAY ($t_{ON(EN)}$, $t_{OFF(EN)}$)




ENABLE DELAY ($t_{ON(EN)}$, $t_{OFF(EN)}$)




*Similar connection for HI-509A

Schematic Diagrams




Schematic Diagrams (continued)

ADDRESS DECODER



MULTIPLEX SWITCH



Die Characteristics

Transistor Count	253
Die Dimensions	108 x 83 mils
Substrate Potential*	-VSUPPLY
Process	CMOS-DI
Thermal Constants (°C/W)	θ_{ja} θ_{jc}
Ceramic DIP	104 35
Plastic DIP	75 23
Ceramic LCC	76 19

*The substrate appears resistive to the -VSUPPLY terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -VSUPPLY potential.