3.3V CMOS 16-BIT BUFFER/DRIVER WITH

3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16244

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- $VCC = 2.5V \pm 0.2V$
- CMOS power levels (0.4 w W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- · Available in TSSOP package

DRIVE FEATURES:

- High Output Drivers: ±24mA
- · Suitable for heavy loads

APPLICATIONS:

- · 3.3V high speed systems
- 3.3V and lower voltage computing systems


DESCRIPTION:


This 16-bit buffer/driver is built using advanced dual metal CMOS technology. The ALVCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and busoriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.


The ALVCH16244 has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.


The ALVCH16244 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM










 $IDT and the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \, In the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, In the \, IDT \, logo \, are \, registered \, trademarks \, are \, the \, IDT \, logo \, are \, registered \, trademarks \, are \, the \, IDT \, logo \, are \, registered \, trademarks \, are \, the \, IDT \, logo \, are \, th$

INDUSTRIAL TEMPERATURE RANGE

AUGUST 2016

PIN CONFIGURATION



TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
|----------------------|---|-----------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | ٧ |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to Vcc+0.5 | V |
| Tstg | Storage Temperature | -65 to +150 | °C |
| lout | DC Output Current | -50 to +50 | mA |
| lıĸ | Continuous Clamp Current, VI < 0 or VI > VCC | ±50 | mA |
| Іок | Continuous Clamp Current, Vo < 0 | -50 | mA |
| lcc lss | Continuous Current through each Vcc or GND | ±100 | mA |

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Тур. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN | Input Capacitance | VIN = 0V | 5 | 7 | рF |
| Соит | Output Capacitance | Vout = 0V | 7 | 9 | рF |
| CI/O | I/O Port Capacitance | VIN = 0V | 7 | 9 | pF |

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

| Pin Names | Description | |
|-----------|---|--|
| xŌĒ | 3-State Output Enable Inputs (Active LOW) | |
| xAx | Data Inputs ⁽¹⁾ | |
| xYx | 3-State Outputs | |

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE (EACH 4-BIT BUFFER)(1)

| Inp | uts | Outputs |
|-----------------|-----|---------|
| х ОЕ | xAx | хҮх |
| L | Н | Н |
| L | L | L |
| Н | Х | Z |

NOTE:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

| Symbol | Parameter | Test Con | ditions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|----------------------|---|-----------------------------------|--------------------|------|---------------------|------|------|
| VIH | Input HIGH Voltage Level | Vcc = 2.3V to 2.7V | | 1.7 | _ | _ | V |
| | | Vcc = 2.7V to 3.6V | | 2 | _ | _ | |
| VIL | Input LOW Voltage Level | Vcc = 2.3V to 2.7V | | T - | _ | 0.7 | V |
| | | Vcc = 2.7V to 3.6V | | _ | _ | 0.8 | |
| Iн | Input HIGH Current | Vcc = 3.6V | VI = VCC | _ | _ | ±5 | μA |
| lıL | Input LOW Current | Vcc = 3.6V | Vı = GND | _ | _ | ±5 | μA |
| lоzн | High Impedance Output Current | Vcc = 3.6V | Vo = Vcc | _ | _ | ±10 | μA |
| lozl | (3-State Output pins) | | Vo = GND | - | _ | ±10 | |
| Vik | Clamp Diode Voltage | Vcc = 2.3V, IIN = -18mA | | _ | -0.7 | -1.2 | V |
| Vн | Input Hysteresis | Vcc = 3.3V | | T - | 100 | _ | mV |
| ICCL ICCH ICCZ | Quiescent Power Supply Current | Vcc = 3.6V Vin = GND or Vcc | | _ | 0.1 | 40 | μΑ |
| Δlcc | Quiescent Power Supply Current Variation | One input at Vcc - 0.6V, other in | puts at Vcc or GND | _ | _ | 750 | μΑ |

NOTE:

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------|----------------------------------|-----------------|----------------|------|---------------------|------|------|
| Івнн | Bus-Hold Input Sustain Current | Vcc = 3V | VI = 2V | -75 | _ | | μΑ |
| IBHL | | | Vı = 0.8V | 75 | _ | 1 | |
| Івнн | Bus-Hold Input Sustain Current | Vcc = 2.3V | VI = 1.7V | -45 | _ | _ | μΑ |
| IBHL | | | VI = 0.7V | 45 | _ | _ | |
| Івнно | Bus-Hold Input Overdrive Current | Vcc = 3.6V | VI = 0 to 3.6V | _ | _ | ±500 | μΑ |
| Івньо | | | | | | | |

NOTES:

- 1. Pins with Bus-Hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

^{1.} Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Con | ditions ⁽¹⁾ | Min. | Max. | Unit |
|--------|---------------------|--------------------|------------------------|---------|------|------|
| Voн | Output HIGH Voltage | Vcc = 2.3V to 3.6V | Iон = - 0.1mA | Vcc-0.2 | _ | V |
| | | Vcc = 2.3V | Iон = - 6mA | 2 | _ | |
| | | Vcc = 2.3V | Iон = - 12mA | 1.7 | _ | |
| | | Vcc = 2.7V | | 2.2 | _ | |
| | | Vcc = 3V | 1 | 2.4 | _ | |
| | | Vcc = 3V | Iон = - 24mA | 2 | _ | |
| Vol | Output LOW Voltage | Vcc = 2.3V to 3.6V | IoL = 0.1mA | _ | 0.2 | V |
| | | Vcc = 2.3V | IoL = 6mA | _ | 0.4 | |
| | | | IoL = 12mA | _ | 0.7 | |
| | | Vcc = 2.7V | IoL = 12mA | _ | 0.4 | |
| | | Vcc = 3V | IoL = 24mA | _ | 0.55 | |

NOTE:

OPERATING CHARACTERISTICS, TA = 25°C

| | | | $Vcc = 2.5V \pm 0.2V$ | $VCC = 3.3V \pm 0.3V$ | |
|--------|--|---------------------|-----------------------|-----------------------|------|
| Symbol | Parameter | Test Conditions | Typical | Typical | Unit |
| CPD | Power Dissipation Capacitance Outputs enabled | CL = 0pF, f = 10Mhz | 16 | 19 | pF |
| CPD | Power Dissipation Capacitance Outputs disabled | | 4 | 5 | |

SWITCHING CHARACTERISTICS(1)

| | | Vcc = 2.5 | 5V ± 0.2V | Vcc = | 2.7V | Vcc = 3.3 | V ± 0.3V | |
|--------|----------------------------|-----------|-----------|-------|------|-----------|----------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| tPLH | Propagation Delay | 1 | 3.7 | _ | 3.6 | 1 | 3 | ns |
| tPHL | xAx to xYx | | | | | | | |
| tpzh | Output Enable Time | 1 | 5.7 | _ | 5.4 | 1 | 4.4 | ns |
| tpzL | xOE to xYx | | | | | | | |
| tpHZ | Output Disable Time | 1 | 5.2 | _ | 4.6 | 1 | 4.1 | ns |
| tPLZ | xOE to xYx | | | | | | | |
| tsk(o) | Output Skew ⁽²⁾ | _ | _ | _ | _ | _ | 500 | ps |


NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. TA = 40°C to + 85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = -40°C to + 85°C.

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

| Symbol | $Vcc^{(1)} = 3.3V \pm 0.3V$ | $Vcc^{(1)} = 2.7V$ | Vcc ⁽²⁾ =2.5V±0.2V | Unit |
|--------|-----------------------------|--------------------|-------------------------------|------|
| VLOAD | 6 | 6 | 2 x Vcc | V |
| VIH | 2.7 | 2.7 | Vcc | V |
| VT | 1.5 | 1.5 | Vcc/2 | V |
| VLZ | 300 | 300 | 150 | mV |
| VHZ | 300 | 300 | 150 | mV |
| CL | 50 | 50 | 30 | pF |



Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.


SWITCH POSITION

| Test | Switch |
|---|-----------------------------|
| Open Drain Disable Low Enable Low | VLOAD |
| Disable High Enable High | GND |
| All Other Tests | Open Vih |
| INPUT | Voн |
| OUTPUT 1 | tsk (x) VT VoL |
| OUTPUT 2 | VT VOL |
| tsk(x) = tpli | H2 - tPLH1 or tPHL2 - tPHL1 |


Output Skew - tsk(x)

NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:




Set-up, Hold, and Release Times



Pulse Width

ALVC Link

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/