

Wireless charging IC (WLC) - Transmitter 15W with integrated USB Type-C PD controller

General description

WLC1115 is a highly integrated, programmable wireless power transmitter controller that enables solutions as per latest Qi standard, which ensures higher energy efficiency and faster charging. WLC1115 supports Qi2 charging profile such as magnetic power profile (MPP) protocol, extended power profile (EPP) protocol, and basic power profile (BPP) protocol. In addition to this, WLC1115 also supports proprietary power delivery extensions^[1]. WLC1115 comes with integrated USB Type-C Power Delivery (PD) controller and is also compliant with the latest USB Type-C and PD specifications. WLC1115 is a programmable^[2] wireless power transmitter controller for 15W charging applications.

WLC1115 has integrated gate drivers for the buck-boost and inverter power supplies that are necessary for Qi2 wireless transmitter applications. WLC1115 supports a wide input voltage range and offers many programmable features for creating distinct wireless transmitter solutions.

WLC1115 is a highly programmable wireless power transmitter and integrated USB-PD sink solution with an on-chip 32-bit Arm® Cortex®-M0 processor, 128KB flash, 16KB RAM, and 32KB ROM that allows for convenient configuration changes for customization and tuning of important parameters such as FOD. It also includes various analog and digital peripherals such as ADC, PWMs, and timers. The inclusion of a fully programmable MCU with analog and digital peripherals enables scalable wireless transmitter solutions.

Potential applications

- Wireless charging pads for MPP, EPP, and BPP
- Smart speakers
- Portable accessories
- Furniture and home goods
- Docking stations
- High speed charging support

Features

- Enables Qi2 compliant transmitter^[1]
- Integrated USB-PD controller
 - Supports USB-PD 3.1 version
 - Programmable power supply (PPS) mode^[2]
 - Support for USB PD legacy charging protocols like QC 2.0 / 3.0 and AFC
- Integrated buck-boost controller for inverter VBRG
- Integrated gate drivers for buck-boost converter and inverter
- Integrated Q factor detection
- Integrated FSK modulator
- Wide input voltage range: 4.5V-24V

- Communication ports: I²C, UART

Protection


- Overcurrent protection (OCP), overvoltage protection (OVP)
- Supports over-temperature protection through integrated ADC circuit and internal temperature sensor

Temperature range

- -40°C to +105°C extended industrial temperature range

Package


- 68 lead QFN 8.0 × 8.0 × 0.65mm LD68B 5.7 × 5.7mm EPAD



Notes

1. Customers might require a license to use the QC2.0/3.0, AFC and Qi protocols. For any other legacy charging protocol support, contact your local Infineon sales representative.
2. Factory default controllers include boot-loader only. For code examples, contact your local Infineon sales representative.

Logic block diagram



Note

3. Customers need to acquire their own licensing for Samsung FC.

Table of contents

General description	1
Potential applications.....	1
Features	1
Logic block diagram.....	2
Table of contents.....	3
1 Application diagram for Qi2 15W transmitter solution.....	5
2 Application diagram for 15W transmitter solution with MP-A11 Tx coil.....	6
3 Pin information	7
4 Electrical specifications.....	12
4.1 Absolute maximum ratings	12
4.2 Device-level specifications	15
4.3 DC specifications.....	15
4.3.1 CPU	15
4.3.2 GPIO.....	16
4.3.3 XRES and POR	18
4.4 Digital peripherals.....	19
4.4.1 Inverter pulse-width modulation (PWM) for GPIO pins	19
4.4.2 I2C, UART, SWD interface.....	19
4.4.3 Memory.....	19
4.5 System resources.....	20
4.5.1 Internal main oscillator clock.....	20
4.5.2 PD.....	20
4.5.3 ADC	21
4.5.4 Current sense amplifier (CSA) / ASK amplifier (ASK_P and ASK_N)	21
4.5.5 VIN UV/OV	22
4.5.6 Voltage regulation - VBRG	22
4.5.7 NFET gate driver specifications.....	23
4.5.8 Buck-boost PWM controller.....	23
4.5.9 Thermal	24
5 Functional overview	25
5.1 Wireless power transmitter	25
5.2 EPP WPC system control	25
5.2.1 EPP selection phase.....	26
5.2.2 EPP digital ping phase	26
5.2.3 EPP identification and configuration phase.....	26
5.2.4 EPP negotiation	26
5.2.5 EPP calibration.....	26
5.2.6 EPP authentication	26
5.2.7 EPP renegotiation phase	26
5.2.8 EPP power transfer phase	27
5.2.9 Bidirectional in-band communication interface.....	27
5.3 Communication from Tx to Rx - FSK	27
5.4 Communication from Rx to Tx - ASK	28
5.5 Demodulation	28
5.6 Inverter	28
5.7 Rx detection	29
5.7.1 Foreign object detection (FOD)	30
5.7.2 Q factor FOD and resonance frequency FOD	30
5.7.3 Power loss FOD	30
5.7.4 Over temperature FOD	30
5.7.5 Buck-boost regulator.....	31

5.8 Buck-boost operating modes.....	32
5.8.1 Pulse-width modulator (PWM)	32
5.8.2 Pulse skipping mode (PSM)	32
5.8.3 Forced-continuous-conduction mode (FCCM)	32
5.8.4 Overvoltage protection (OVP)	32
5.8.5 Overcurrent protection (OCP)	32
5.8.6 USB-PD controller	32
5.8.7 MCU.....	33
5.8.8 ADC	33
5.8.9 Serial communications block (SCB).....	33
5.8.10 I/O subsystem	33
5.8.11 LDOs (VDDD and VCCD).....	33
6 Programming the WLC1115 device	34
6.1 Programming the device Flash over SWD interface.....	34
7 Ordering information	35
7.1 Ordering code definitions.....	35
8 Packaging	36
9 Package diagram	37
10 Acronyms	38
11 Document conventions.....	40
11.1 Units of measure	40
Revision history	41

1 Application diagram for Qi2 15W transmitter solution

Figure 1 illustrates a typical application of WLC1115 for 15W, Qi2 wireless power transmitter solution. The input power to the system is through Type-C PD sink or DC power supply input, powering the buck-boost converter. The buck-boost converter powers the full bridge inverter which in turn drives the MPP transmitter coil. The WLC1115 controls the inverter bridge voltage (VBRG) using the buck-boost converter to regulate the power flow to the transmitter coil powering the receiver. A dual Opamp is used for converting the amplitude shift key (ASK) modulated power signal into binary signal. WLC1115 uses a digital logic for decoding the binary signals. The OPTIGA™ Trust Security IC is interfaced over I2C for authentication requirements as per Qi2.




Figure 1 Application diagram for Qi2 15W transmitter solution

2 Application diagram for 15W transmitter solution with MP-A11 Tx coil

NOTE:
1/ Sink FET is Optional
2/ Optiga Trust Charge is required for Qi v1.3.x EPP 15W only

These are External Dongle Board not part of Solution HW

Figure 2 **Application diagram for 15W transmitter solution with MP-A11 Tx coil**

3 Pin information

Table 1 WLC1115 pinouts

Pin#	Pin name	Pin function for 15W MPP, or EPP application firmware	Pin description
1	SW1_0		Buck-boost converter switching node (DC-DC bank 1) and input to zero current detector for low-side gate driver. Connect this pin to switch node of buck-boost with a short and wide trace.
2	LG1_0		Low-side gate driver output for buck-boost converter (DC-DC bank 1). Connect to the buck-boost low-side FET gate. Use a wide trace to minimize inductance of this connection.
3	PGND_0		Ground for gate driver (DC-DC). Connect all grounds (GND) and PGND pins (PNGD_0 and PGND_1) together. Connect directly PCB ground plane and Exposed pad (E-PAD).
4	PVDD_0		Connect to VDDD and to decoupling capacitors (1 μ F and 0.1 μ F), as close to the IC as possible.
5	LG2_0		Low-side gate driver output for DC-DC bank 2. Float this pin for 15W EPP application.
6	VBB_0		Input rail of inverter bridge, connected to output of the buck-boost converter. Connect this to the buck-boost side terminal of current sense resistor for inverter bridge input current sensing. Use a dedicated (Kelvin) trace for this connection.
7	SW2_0		Switching node (DC-DC bank 2). Connect this pin directly to the E-PAD.
8	HG2_0		High-side gate driver output of DC-DC bank 2. Float this pin for 15W EPP application.
9	BST2_0		Bootstrap power supply for DC-DC bank 2. Connect this pin to VDDD via a Schottky diode.
10	COMP		Error amplifier (EA) output for buck-boost controller. Connect the RC compensation network to GND.
11	CSPO		Positive input of current sensing amplifier of inverter bridge input current. Connect to positive terminal of the output current sense resistor (VBB_0).
12	CSNO		Negative input of current sensing amplifier of inverter bridge input current. Connect to negative terminal of the current sense resistor.
13	VBRG		Feedback pin for buck-boost output voltage. Connect it to buck-boost output before inverter bridge input current sense resistor.
14	VBRG_DIS		Inverter input power supply voltage. Connect to buck-boost output before inverter bridge input current sense resistor. Used as weak discharge of VBRG.
15	CC1		Type-C connector configuration channel 1. Connect directly to the CC1 pin on the port's Type-C connector and to a capacitor (recommended value 390pF) to ground.
16	CC2		Type-C connector configuration channel 2. Connect directly to the CC2 pin on the port's Type-C connector and to a capacitor (recommended value 390pF) to ground.
17	NFET_CTRL_0		NFET gate driver output. Float this pin if it is not used.
18	PWM_OUT/ASK_OUT		MPP: Inverter PWM signal output used for the inverter gate drive inputs. Short this pin to pin 20 (PWM_IN1) and pin 21 (PWN_IN2). EPP: ASK voltage/current sensing path. IC output for ASK signal processing.

Pin information

Table 1 WLC1115 pinouts (continued)

Pin#	Pin name	Pin function for 15W MPP, or EPP application firmware	Pin description
19	ASK_DEMOD		Input for ASK signal decoding. Connect external ASK comparator output to this pin. Short this pin to pin-36 (ASK_SEL).
20	GD_OVR_HB_1	PWM_IN1	Inverter gate driver input signal for inverter bank 1. Short this pin to pin-22. PWM_OUT.
21	GD_OVR_HB_2	PWM_IN2	Inverter gate driver input signal for inverter bank 2. Short this pin to pin-22 PWM_OUT.
22	ASK_OUT/PWM_OUT		MPP: ASK voltage/current sensing path. IC output for ASK signal processing. EPP: Inverter PWM signal output used for the inverter gate drive inputs. Short this pin to pin 20 (PWM_IN1) and pin 21 (PWN_IN2).
23	DP/GPIO1	DP	Default USB D+ / configurable GPIO. For support of legacy charging AFC and QC. IC does not support USB data transmission on this pin.
24	DM/GPIO2	DM	Default USB D- / configurable GPIO. For support of legacy charging AFC and QC. IC does not support USB data transmission on this pin.
25	VDDD		VDDD 5V LDO output from VIN. Connect a ceramic bypass capacitor (recommended value 1μF) from this pin to GND close to the IC. Connect all VDDD pins together.
63			VDDD 5V LDO output from VIN. Connect a ceramic bypass capacitor (recommended value 10μF) from this pin to GND close to the IC. Connect all VDDD pins together.
26	GPIO3	–	–
27	GPIO4	BPP_CAPS/ LED2	BPP resonance capacitor selection pin for Qi2/LED2 for EPP application/configurable GPIO. Float this pin if it is not used.
28	XRES		External reset – active low, internally pulled-up (~6kΩ). Float this pin if it is not used.
29	GPIO5/SCB0	SDA_SEC	Used for interfacing as Master, with OPTIGA™ Trust I ² C SDA. The pin is configured for open drain connection, connect an external pull-up resistor. Float this pin if it is not used.
30	GPIO6/SCB0	SCL_SEC	Used for interfacing with OPTIGA™ Trust I ² C SCL. The pin is configured for open drain connection, connect an external pull-up resistor. Float this pin if it is not used.
31	GPIO7/SCB1	UART/GPIO7	Default UART Tx for debug/configurable GPIO. Float this pin if it is not used.
32	QCOMP2		Q-factor based foreign object detection (FOD) pre-charge measurement input for frequency counting. Short this pin to pin 37 (QCOMP1).
33	GPIO8	RES_SEC	RESET for OPTIGA™ Trust IC. Configured for using OPTIGA™ Trust in low power mode/configurable GPIO. Float this pin if it is not used.
34, 64	GND		Ground. Connect directly to the E-PAD and to ground plane.
35	NFET_CTRL_1		NFET gate driver output. Float this pin if it is not used.
36	ASK_SEL		Input for ASK signal decoding. Short this pin to pin-19 (ASK_DEMOD).
37	QCOMP1		Q-factor based FOD pre-charge measurement input for peak voltage detect. Short this pin to pin 32 (QCOMP2).
38	BB_IN		Input voltage to buck-boost (DC-DC) controller. Connect to USB Type-C connector's VBUS pin. If EMI filter/choke is used after Type-C connector then connect it to output of the EMI filter/choke.

Pin information

Table 1 WLC1115 pinouts (continued)

Pin#	Pin name	Pin function for 15W MPP, or EPP application firmware	Pin description
39	VBUS_IN		Input voltage feedback of buck-boost (DC-DC). Connect to USB Type-C connector's VBUS pin. If EMI filter/choke is used after Type-C connector then connect it to output of the EMI filter/choke.
40	ASK_N		Negative input of ASK voltage sensing signal input to internal amplifier.
41	ASK_P		Positive input of ASK voltage sensing signal input to internal amplifier.
42	ASK_TST		ASK voltage sensing comparator output. Float this pin if it is not used.
43	BST2_1		Bootstrap power supply for (inverter bank 2) inverter high-side gate driver. Connect a capacitor (recommended value 0.1µF) from this pin to SW2_1. Also, connect a Schottky diode from VDDD to BST2_1.
44	HG2_1		High-side gate driver for inverter FET (inverter bank 2). Connect to the Inverter bank 2, high-side FET gate. Use a wide trace to minimize inductance of this connection.
45	SW2_1		Inverter switching node for inverter bank 2. Connect this pin to the inverter bank 2 switching node with a short and wide trace.
46	VBB_1		Inverter input voltage sense. Connect to inverter input voltage, after the current sense resistor. Use a dedicated (Kelvin) trace for this connection.
47	LG2_1		Low-side gate driver for inverter FET (inverter bank 2). Connect to the inverter bank 2 low-side FET gate.
48	PVDD_1		Connect to VDDD pin. Connect bypass capacitors (recommended values 1µF and 0.1µF) as close to the IC as possible.
49	PGND_1		Ground for inverter gate driver. Connect directly to PCB ground plane and E-PAD. Connect all GND and PGND pins together.
50	LG1_1		Low-side gate driver for inverter FET (inverter bank 1). Connect to the inverter bank 1 low-side FET gate.
51	SW1_1		Inverter switching node for inverter bank 1. Connect this pin to the Inverter bank 1 switching node with a short and wide trace.
52	HG1_1		High-side gate driver for inverter FET (inverter bank 1). Connect to the inverter bank 1 high-side FET gate.
53	BST1_1		Bootstrap power supply for (inverter bank 1) inverter high-side gate driver. Connect a capacitor (recommended values 0.1µF) from this pin to SW1_1. Also, connect a Schottky diode from VDDD to BST1_1.
54	CSNI_1	DNU1	Negative input of input current sense amplifier for inverter. Float this pin if it is not used.
55	CSPI_1	DNU2	Positive input of input current sense amplifier for inverter. Float this pin if it is not used.
56	GPIO9/SCB3/SWD_DAT	SWD_DAT/GPIO9	Used for I ² C/SWD register access or programming/configurable GPIO.
57	GPIO10/SCB3/SWD_CLK	SWD_CLK/GPIO10	Used for I ² C/SCL register access or programming/configurable GPIO.
58	GPIO11/SCB3	TEMP_FB	Tx coil temperature measurement via thermistor monitoring for 15W EPP application/configurable GPIO. Float this pin if it is not used.
59	GPIO12/SCB3	MPP_HIGH_K	Configurable GPIO. Float this pin if it is not used. MPP resonance capacitor selection based on coupling for Qi2.

Table 1 WLC1115 pinouts (continued)

Pin#	Pin name	Pin function for 15W MPP, or EPP application firmware	Pin description
60	GPIO13/CLK_IN	GPIO13/CLK_IN	Default used as input for external clock/configurable GPIO. Float this pin if it is not used.
61	VIN		4.5V–24V input supply. Connect a decoupling capacitor (recommended value 0.1μF) from this pin to GND close to this pin.
62	VCCD		1.8V LDO output for Arm®-M0 power and 1.8V references. Connect a decoupling capacitor (recommended value 0.1μF) from this pin to ground. Not for external use or loading.
65	CSPI_0		Positive input of USB input current sense amplifier (DC-DC). Connect to the positive terminal of the input current sense resistor. Use a dedicated (Kelvin) connection.
66	CSNI_0		Negative input of USB input current sense amplifier t (DC-DC). Connect to the negative terminal of the input current sense resistor. Use a dedicated (Kelvin) connection.
67	BST1_0		Bootstrap power supply for buck-boost (DC-DC) high-side gate driver. Connect a capacitor (recommended value 0.1μF) from this pin to SW1_0. Also, connect a Schottky diode from VDDD to BST1_0.
68	HG1_0		High-side gate driver output of buck-boost converter (DC-DC bank 1). Connect to the buck-boost high-side FET gate. Use a wide trace to minimize inductance of this connection.
	EPAD		Exposed ground pad. Connect directly to ground plane and pins 34 and 64.




Figure 3 WLC1115 key pin mapping with buck-boost and inverter power supplies^[4]

Note

- Refer **Figure 3** for an overview of key WLC1115 pin mapping to power input, current sense and gate drivers of buck and inverter power supplies.

Pin information




Figure 4 WLC1115 68-QFN pinout

4 Electrical specifications

4.1 Absolute maximum ratings

Table 2 Absolute maximum ratings^[5]

Exceeding maximum ratings may shorten the useful life of the device.

All specifications are valid for $-40^{\circ}\text{C} \leq \text{TA} \leq 105^{\circ}\text{C}$ and $\text{TJ} \leq 125^{\circ}\text{C}$, except where noted.

Parameter	Description	Min	Typ	Max	Unit	Description
VIN	Maximum input supply voltage	–	–	40	V	–
VDDD, PVDD	Maximum supply voltage relative to VSS			6		
VBUS	Max VBRG_DIS (P0/P1) voltage relative to VSS			24		
CC_0, ASK_SEL	Max voltage on CC and ASK_SEL pins			24		
QCOMP1	Max voltage on QCOMP1 pins	–0.7		24	mA	Current limited to 1mA for -0.7V minimum specification.
QCOMP2	Input to QCOMP2	–0.7		VDDD + 0.5		
GPIO	Inputs to GPIO	–0.5		VDDD + 0.5		
IGPIO	Maximum current per GPIO	–25		25	mA	–
IGPIO_INJECTION	GPIO injection current, Max for VIH > VDDD, and Min for VIL < VSS	–0.5		0.5		Absolute max, current injected per pin
ESD_HBM	Electrostatic discharge (ESD) human body model (HBM)	2000		–	V	Applicable for all pins except CC1_0, CC2_0, ASK_SEL, QCOMP1 pins.
ESD_HBM_CC	ESDHBM for CC1 and CC2 pins for both ports	1100				Only applicable to CC1_0, CC2_0, ASK_SEL, QCOMP1 pins
ESD_CDM	ESD charged device model	500				Charged device model ESD
LU	Pin current for latch-up	–100		100	mA	–
TJ	Junction temperature	–40		125	°C	

Note

- Usage above the absolute maximum conditions listed in **Table 2** may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150°C in compliance with JEDEC Standard JESD22-A103, high temperature storage life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

Table 3 Pin based absolute maximum ratings

Pin#	Pin name	Pin function for MPP or EPP application firmware	Absolute minimum (V)	Absolute maximum (V)
1	SW1_0		-0.7	35
2	LG1_0 ^[6]		-0.5	PVDD+0.5
3	PGND_0		-0.3	0.3
4	PVDD_0		-0.3	VDD
5	LG2_0 ^[6]		-0.5	PVDD+0.5
6	VBB_0		-0.3	24
7	SW2_0		-0.3	24
8	HG2_0 (w.r.t SW2_0) ^[6, 7]		-0.5	PVDD+0.5
9	BST2_0 (w.r.t SW2_0) ^[6, 7, 8]		0	PVDD+0.5
10	COMP ^[6]		-0.5	PVDD+0.5
11	CSPO		-0.3	24
12	CSNO		-0.3	24
13	VBRG		-0.3	24
14	VBRG_DIS		-0.3	24
15	CC1		-0.5	24
16	CC2		-0.5	24
17	NFET_CTRL_0		-0.5	32
18	PWM_OUT/ASK_OUT ^[6]		-0.5	PVDD+0.5
19	ASK_DEMOD ^[6]		-0.5	PVDD+0.5
20	GD_OVR_HB_1 ^[6]	PWM_IN1	-0.5	PVDD+0.5
21	GD_OVR_HB_2 ^[6]	PWM_IN2	-0.5	PVDD+0.5
22	ASK_OUT/PWM_OUT ^[6]		-0.5	PVDD+0.5
23	DP/GPIO1 ^[6]	DP	-0.5	PVDD+0.5
24	DM/GPIO2 ^[6]	DM	-0.5	PVDD+0.5
25, 63	VDDD		-0.3	6
26	GPIO3 ^[6]	LED1	-0.5	PVDD+0.5
27	GPIO4 ^[6]	BPP_CAPS/ LED2	-0.5	PVDD+0.5
28	XRES ^[6]		-0.5	PVDD+0.5
29	GPIO5/SCB0 ^[6]	SDA_SEC	-0.5	PVDD+0.5
30	GPIO6/SCB0 ^[6]	SCL_SEC	-0.5	PVDD+0.5
31	GPIO7/SCB1 ^[6]	UART/GPIO7	-0.5	PVDD+0.5
32	QCOMP2 ^[6, 9]		-0.7	PVDD+0.5
33	GPIO8 ^[6]	RES_SEC	-0.5	PVDD+0.5
34, 64	GND		-0.3	0.3
35	NFET_CTRL_1		-0.5	32
36	ASK_SEL		-0.5	24
37	QCOMP1 ^[9]		-0.7	24

Notes

6. Max voltage cannot exceed 6 V.
7. Max absolute voltage w.r.t GND must not exceed 40V.
8. Min absolute voltage w.r.t GND must not be lower than -0.3V.
9. Current limited to 1mA for -0.7V minimum specification only.

Table 3 Pin based absolute maximum ratings (continued)

Pin#	Pin name	Pin function for MPP or EPP application firmware	Absolute minimum (V)	Absolute maximum (V)
38	BB_IN		-0.3	24
39	VBUS_IN		-0.3	24
40	ASK_N		-0.3	24
41	ASK_P		-0.3	24
42	ASK_TST ^[6]		-0.5	PVDD+0.5
43	BST2_1 (w.r.t SW2_1) ^[6, 7, 8]		0	PVDD+0.5
44	HG2_1 (w.r.t SW2_1) ^[6, 7]		-0.5	PVDD+0.5
45	SW2_1		-0.7	24
46	VBB_1		-0.3	24
47	LG2_1 ^[6]		-0.5	PVDD+0.5
48	PVDD_1		-0.3	VDDD
49	PGND_1		-0.3	0.3
50	LG1_1 ^[6]		-0.5	PVDD+0.5
51	SW1_1		-0.7	35
52	HG1_1 (w.r.t SW1_1) ^[6, 7]		-0.5	PVDD+0.5
53	BST1_1 (w.r.t SW1_1) ^[6, 7, 8]		0	PVDD+0.5
54	CSNI_1	DNU1	-0.3	40
55	CSPI_1	DNU2	-0.3	40
56	GPIO9/SCB3/SWD_DAT ^[6]	SWD_DAT/GPIO9	-0.5	PVDD+0.5
57	GPIO10/SCB3/SWD_CLK ^[6]	SWD_CLK/GPIO10	-0.5	PVDD+0.5
58	GPIO11/SCB3 ^[6]	TEMP_FB	-0.5	PVDD+0.5
59	GPIO12/SCB3 ^[6]	MPP_HIGH_K	-0.5	PVDD+0.5
60	GPIO13/CLK_IN ^[6]	GPIO13/CLK_IN	-0.5	PVDD+0.5
61	VIN		-0.3	40
62	VCCD		-0.3	2
65	CSPI_0		-0.3	40
66	CSNI_0		-0.3	40
67	BST1_0 (w.r.t SW1_0) ^[6, 7, 8]		0	PVDD+0.5
68	HG1_0 (w.r.t SW1_0) ^[6, 7]		-0.5	PVDD+0.5
	EPAD		-0.3	0.3

Notes

6. Max voltage cannot exceed 6 V.
7. Max absolute voltage w.r.t GND must not exceed 40V.
8. Min absolute voltage w.r.t GND must not be lower than -0.3V.
9. Current limited to 1mA for -0.7V minimum specification only.

Electrical specifications

4.2 Device-level specifications

All specifications are valid for $-40^{\circ}\text{C} \leq \text{TA} \leq 105^{\circ}\text{C}$ and $\text{TJ} \leq 125^{\circ}\text{C}$, except where noted.

4.3 DC specifications

Table 4 DC specifications (Operating conditions)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.PWR#1	VIN	Input supply voltage	4.5	–	24	V	–
SID.PWR#2	VDDD	VDDD output voltage range	4.6		5.5		$5.5\text{V} < \text{VINS} < 24\text{V}$; Max load = 150 mA
SID.PWR#3	VDDD_MIN	VDDD dropout voltage	$\text{VIN} - 0.2$		–		$4.5\text{V} < \text{VIN} < 5.5\text{V}$; Max load = 20 mA
SID.PWR#20	VBRG	VBRG_0 output range	3		22		$\text{VIN} > \text{VBRG}$
SID.PWR#5	VCCD	VCCD output voltage	–	1.8	–	mA	–
SID.PWR#25	IDD_ACT48M	Operating quiescent current at 0.4MHz switching frequency		87			$\text{TA} = 25^{\circ}\text{C}$, $\text{VIN} = 12\text{V}$. CC IO in Transmit or Receive, no I/O sourcing current, No VCONN load current, CPU at 48MHz, buck and inverter ON, 3-nF gate driver capacitance.

4.3.1 CPU

Table 5 CPU specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.CLK#4	FCPU	CPU input frequency	–	–	48	MHz	External 43.935MHz clock is required for MPP mode of operation.
SYS.XRES#5	TxRES	External reset pulse width	5	–	–	μs	
SYS.FES#1	T_PWR_RDY	Power-up to “Ready to accept I ² C/CC command”	–	5	25	ms	

Electrical specifications

4.3.2 GPIO

All specifications are valid for $-40^{\circ}\text{C} \leq \text{TA} \leq 105^{\circ}\text{C}$ and $\text{TJ} \leq 125^{\circ}\text{C}$, except where noted.

Table 6 GPIO specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/ conditions
GPIO DC specifications							
SID.GIO#9	V _{IH_CMOS}	Input voltage HIGH threshold	0.7 × VDDD	-	-	V	CMOS input
SID.GIO#10	V _{IL_CMOS}	Input voltage LOW threshold	-		0.3 × VDDD		
SID.GIO#7	V _{OH}	Output voltage HIGH level	VDDD – 0.6		-		IOH = –4mA
SID.GIO#8	V _{OL}	Output voltage LOW level	-		0.6		
SID.GIO#2	R _{pu}	Pull-up resistor when enabled	3.5	5.6	8.5	kΩ	-
SID.GIO#3	R _{pd}	Pull-down resistor when enabled	3.5	5.6	8.5		
SID.GIO#4	I _{IL}	Input leakage current (absolute value)	-	-	2	nA	TA = 25°C, VDDD = 3V
SID.GIO#5	C _{PIN_A}	Max pin capacitance			22	pF	Capacitance on DP, DM pins
SID.GIO#6	C _{PIN}	Max pin capacitance		3	7		–40°C < TA < +105°C, All VDDD, all other I/Os
SID.GIO#13	V _{HYSTTL}	Input hysteresis, LVTTTL, VDDD > 2.7V	100	-	-	mV	VDDD > 2.7V
SID.GIO#14	V _{HYSCMOS}	Input hysteresis CMOS	0.1 × VDDD				-
GPIO AC specifications							
SID.GIO#16	T _{RISEF}	Rise time in Fast Strong mode	2	-	12	ns	Cload = 25pF
SID.GIO#17	T _{FALLF}	Fall time in Fast Strong mode	2		12		
SID.GIO#18	T _{RISES}	Rise time in Slow Strong mode	10		60		
SID.GIO#19	T _{FALLS}	Fall time in Slow Strong mode	10		60		
SID.GIO#20	F _{GPIO_OUT1}	GPIO FOUT; 3.0V ≤ VDDD ≤ 5.5V. Fast Strong mode.	-	-	16	MHz	-40°C ≤ TA ≤ +105°C
SID.GIO#21	F _{GPIO_OUT2}	GPIO FOUT; 3.0V ≤ VDDD ≤ 5.5V. Slow Strong mode.			7		
SID.GIO#22	F _{GPIO_IN}	GPIO input operating frequency; 3.0 V ≤ VDDD ≤ 5.5 V.			48		
GPIO OVT DC specifications							
SID.GPIO_20VT_GIO#4	GPIO_20VT_I_LU	GPIO_20VT latch up current limits	–140	–	140	mA	Max / min current in to any input or output, pin-to-pin, pin-to-supply

Electrical specifications

Table 6 GPIO specifications (continued)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/ conditions
SID.GPIO_20VT_GIO#5	GPIO_20VT_RPU	GPIO_20VT pull-up resistor value	3.5	-	8.5	kΩ	-40°C ≤ TA ≤ +105°C, All VDDD
SID.GPIO_20VT_GIO#6	GPIO_20VT_RPD	GPIO_20VT pull-down resistor value	3.5		8.5		-40°C ≤ TA ≤ +105°C, All VDDD
SID.GPIO_20VT_GIO#16	GPIO_20VT_IIL	GPIO_20VT input leakage current (absolute value)	-		2	nA	+25°C TA, 3V VDDD
SID.GPIO_20VT_GIO#17	GPIO_20VT_CPIN	GPIO_20VT pin capacitance			10	pF	-40°C ≤ TA ≤ +105°C, All VDDD
SID.GPIO_20VT_GIO#33	GPIO_20VT_Voh	GPIO_20VT output voltage high level	VDDD - 0.6		-	V	IOH = -4mA
SID.GPIO_20VT_GIO#36	GPIO_20VT_Vol	GPIO_20VT output voltage low level	-		0.6		IOL = 8mA
SID.GPIO_20VT_GIO#41	GPIO_20VT_Vih_LV TTL	GPIO_20VT LV TTL input	2		-		-40°C ≤ TA ≤ +105°C, All VDDD
SID.GPIO_20VT_GIO#42	GPIO_20VT_Vil_LV TTL	GPIO_20VT LV TTL input	-		0.8		-40°C ≤ TA ≤ +105°C, All VDDD
SID.GPIO_20VT_GIO#43	GPIO_20VT_Vhysttl	GPIO_20VT input hysteresis LV TTL	100		-	mV	-40°C ≤ TA ≤ +105°C, All VDDD
SID.GPIO_20VT_GIO#45	GPIO_20VT_ITOT_G PIO	GPIO_20VT maximum total sink pin current to ground	-		95	mA	V (GPIO_20VT Pin) > VDDDs

GPIO OVT AC specifications

SID.GPIO_20VT_70	GPIO_20VT_TriseF	GPIO_20VT Rise time in Fast Strong Mode	1	-	15	ns	All VDDD, Cload = 25pF
SID.GPIO_20VT_71	GPIO_20VT_TfallF	GPIO_20VT Fall time in Fast Strong Mode	1		15		
SID.GPIO_20VT_GIO#46	GPIO_20VT_TriseS	GPIO_20VT Rise time in Slow Strong Mode	10		70		
SID.GPIO_20VT_GIO#47	GPIO_20VT_TfallS	GPIO_20VT Fall time in Slow Strong Mode	10		70		
SID.GPIO_20VT_GIO#48	GPIO_20VT_FGPIO_OUT1	GPIO_20VT GPIO Fout; 3V ≤ VDDD ≤ 5.5V. Fast Strong mode.	-		33	MHz	
SID.GPIO_20VT_GIO #50	GPIO_20VT_FGPIO_OUT3	GPIO_20VT GPIO Fout; 3V ≤ VDDD ≤ 5.5V. Slow Strong mode.			7		
SID.GPIO_20VT_GIO #52	GPIO_20VT_FGPIO_IN	GPIO_20VT GPIO input operating frequency; 3V ≤ VDDD ≤ 5.5V			8		All VDDD

Electrical specifications

4.3.3 XRES and POR

All specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ and $T_J \leq 125^{\circ}\text{C}$, except where noted.

Table 7 XRES specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/ conditions
XRES DC specifications							
SID.XRES#1	V _{IH_XRES}	Input voltage HIGH threshold on XRES pin	0.7 × VDDD	–	–	V	CMOS input
SID.XRES#2	V _{IL_XRES}	Input voltage LOW threshold on XRES pin	–		0.3 × VDDD		
SID.XRES#3	C _{IN_XRES}	Input capacitance on XRES pin			7	pF	–
SID.XRES#4	V _{HYSXRES}	Input voltage hysteresis on XRES pin			0.05 × VDDD	–	
Imprecise POR (IPOR) specifications							
SID185	V _{RISEIPOR}	POR rising trip voltage	0.80	–	1.50	V	-40°C < TA < +105°C, all VDDD
SID186	V _{FALLIPOR}	POR falling trip voltage	0.70		1.4		
Precise POR (POR) specifications							
SID190	V _{FALLPPOR}	Brown-out detect (BOD) trip voltage in active/sleep modes	1.48	–	1.62	V	-40°C < TA < +105°C, all VDDD
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep mode	1.1		1.5		

Electrical specifications

4.4 Digital peripherals

All specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ and $T_J \leq 125^{\circ}\text{C}$, except where noted.

The following specifications apply to the Timer/counter/PWM peripherals in the Timer mode.

4.4.1 Inverter pulse-width modulation (PWM) for GPIO pins

Table 8 PWM AC specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.TCPWM.1	PWM_OUT	Operating frequency	85	127.7	600	kHz	PWM_OUT pin
SID.TCPWM.3	T_{PWMEXT}	Output trigger pulse width	$2/F_c$	–	–	ns	Minimum possible width of overflow, underflow, and CC (counter equals compare value) outputs. F_c = System clock.

4.4.2 I²C, UART, SWD interface

Table 9 Communication interface specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
Fixed I²C AC specifications							
SID153	F_{I2C1}	Bit rate	–	–	1	Mbps	–
Fixed UART AC specifications							
SID16	F_{UART}	Bit rate	–	–	1	Mbps	–
SWD interface specifications							
SID.SWD#1	F_{SWDCLK1}	$3.0\text{V} \leq V_{\text{DDIO}} \leq 5.5\text{V}$	–	–	14	MHz	–
SID.SWD#2	$T_{\text{SWDI_SETUP}}$	$T = 1/f_{\text{SWDCLK}}$	$0.25 \times T$		–	ns	–
SID.SWD#3	$T_{\text{SWDI_HOLD}}$		$0.25 \times T$		–		
SID.SWD#4	$T_{\text{SWDO_VALID}}$		–		$0.50 \times T$		
SID.SWD#5	$T_{\text{SWDO_HOLD}}$		1		–		

4.4.3 Memory

Table 10 Flash AC specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.MEM#2	FLASH_WRITE	Row (block) write time (erase and program)	–	–	20	ms	–
SID.MEM#1	FLASH_ERASE	Row erase time			15.5		
SID.MEM#5	FLASH_ROW_PGM	Row program time after erase			7		
SID178	$T_{\text{BULKERASE}}$	Bulk erase time (32KB)			35		
SID180	T_{DEVPROG}	Total device program time			7.5	s	
SID.MEM#6	FLASH_ENPB	Flash write endurance	100k	–	–	cycles	$25^{\circ}\text{C} < T_A < 55^{\circ}\text{C}$
SID182	F_{RET1}	Flash retention, $T_A < 55^{\circ}\text{C}$, 100K P/E cycles	20			years	–
SID182A	F_{RET2}	Flash retention, $T_A < 85^{\circ}\text{C}$, 10K P/E cycles	10				

Electrical specifications

4.5 System resources

All specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ and $T_J \leq 125^{\circ}\text{C}$, except where noted.

4.5.1 Internal main oscillator clock

Table 11 IMO AC, clock specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/ conditions
IMO AC specifications							
SID.CLK#13	F _{IMOTOL}	Frequency variation at 48MHz (trimmed)	−2	−	+2	%	3.0V < VDDD < 5.5V
SID226	T _{STARTIMO}	IMO start-up time	−		7	μs	−
SID.CLK#1	F _{IMO}	IMO frequency	24		48	MHz	
External clock specifications							
SID.305	EXTCLKFREQ	External clock input frequency	−	48	−	MHz	−40°C < T _A < 105°C; 3.0 V < VDDD < 5.5V. Tolerance ±50 ppm. External clock frequency is 49.935MHz for MPP mode.

4.5.2 PD

Table 12 PD DC specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.DC.cc_shvt.1	vSwing	Transmitter output high voltage	1.05	-	1.2	V	-
SID.DC.cc_shvt.2	vSwing_low	Transmitter output low voltage	–		0.075		
SID.DC.cc_shvt.3	zDriver	Transmitter output impedance	33		75	Ω	
SID.DC.cc_shvt.4	zBmcRx	Receiver input impedance	10		–	MΩ	
SID.DC.cc_shvt.8	Rd	Pull down termination resistance when acting as UFP	4.59		5.61	kΩ	
SID.DC.cc_shvt.10	zOPEN	CC impedance to ground when disabled	108		–		
SID.DC.cc_shvt.15	UFP_default_0 p66	CC voltages on UFP side-standard USB	0.61		0.7	V	
SID.DC.cc_shvt.16	UFP_1.5A_1p23	CC voltages on UFP side-1.5A	1.16		1.31		
SID.DC.cc_shvt.17	Vattach_ds	Deep Sleep attach threshold	0.3		0.6	%	
SID.DC.cc_shvt.18	Rattach_ds	Deep Sleep pull-up resistor	10		50	kΩ	
SID.DC.cc_shvt.19	VTX_step	TX drive voltage step size	80	120	mV		

Electrical specifications

4.5.3 ADC

All specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ and $T_J \leq 125^{\circ}\text{C}$, except where noted.

Table 13 ADC DC specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.ADC.1	Resolution	ADC resolution	–	8	–	Bits	–
SID.ADC.2	INL	Integral non-linearity	-1.5	–	1.5	LSB	Reference voltage generated from bandgap
SID.ADC.3	DNL	Differential non-linearity	-2.5		2.5		Reference voltage generated from VDDD
SID.ADC.4	Gain Error	Gain error	-1.5		1.5		Reference voltage generated from bandgap
SID.ADC.5	VREF_ADC1	Reference voltage of ADC	VDDDmin		VDDDmax	V	Reference voltage generated from VDDD
SID.ADC.6	VREF_ADC2	Reference voltage of ADC	1.96	2.0	2.04		Reference voltage generated from deep sleep reference

4.5.4 Current sense amplifier (CSA) / ASK amplifier (ASK_P and ASK_N)

Table 14 CSA/ASK amplifier specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
HS CSA DC specifications							
SID.HSCSA.7	Csa_SCP_Acc1	CSA short circuit protection (SCP) at 6A with 5/10/20mΩ sense resistor	-10	–	10	%	Active mode
SID.HSCSA.8	Csa_SCP_Acc2	CSA SCP at 10A with 5/10/20mΩ sense resistor	-10		10		
SID.HSCSA.9	Csa_OCP_1A	CSA OCP at 1A with 5/10/20mΩ sense resistor	104		156		
SID.HSCSA.10	Csa_OCP_5A	CSA OCP for 5A with 5/10/20mΩ sense resistor	117		143		
SID.HSCSA.13	Csa_CBL_MON_Acc2	Vsense > 10mV	–	±3.5	–		CSA sense accuracy. Active mode. 3.0 V < VDDD < 5.5 V. T _A = 25°C.
CSA AC specifications							
SID.HSCSA.AC.1	T _{SCP_GATE}	Delay from SCP threshold trip to external NFET power gate turn off	–	3.5	–	μs	1 nF NFET gate
SID.HSCSA.AC.2	T _{SCP_GATE_1}	Delay from SCP threshold trip to external NFET power gate turn off		8			3 nF NFET gate

Electrical specifications

4.5.5 VIN UV/OV

All specifications are valid for $-40^{\circ}\text{C} \leq \text{TA} \leq 105^{\circ}\text{C}$ and $\text{TJ} \leq 125^{\circ}\text{C}$, except where noted.

Table 15 VIN UV/OV specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.UVOV.1	VTHOV1	Overvoltage threshold accuracy, 4V-11V	-3	-	3	%	Active mode
SID.UVOV.2	VTHOV2	Overvoltage threshold accuracy, 11V-21.5V	-3.2		3.2		
SID.UVOV.3	VTHUV1	Undervoltage threshold accuracy, 3V-3.3V	-4		4		
SID.UVOV.4	VTHUV2	Undervoltage threshold accuracy, 3.3V-4.0V	-3.5		3.5		
SID.UVOV.5	VTHUV3	Undervoltage threshold accuracy, 4.0V-21.5V	-3		3		

4.5.6 Voltage regulation - VBRG

Table 16 VBRG specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
VBRG discharge specifications							
SID.VBUS.DISC.1	R_DIS1	20V NMOS ON resistance for DS = 1	500	-	2000	Ω	Measured at 0.5V
SID.VBUS.DISC.2	R_DIS 2	20V NMOS ON resistance for DS = 2	250		1000		
SID.VBUS.DISC.3	R_DIS 4	20V NMOS ON resistance for DS = 4	125		500		
SID.VBUS.DISC.4	R_DIS 8	20V NMOS ON resistance for DS = 8	62.5		250		
SID.VBUS.DISC.5	R_DIS 16	20V NMOS ON resistance for DS = 16	31.25		125		
SID.VBUS.DISC.6	VBRG_stop_error	Error percentage of final VBRG value from setting	-		10	%	When VBRG is discharged to 5V
Voltage regulation DC specifications							
SID.DC.VR.1	VBB	VBB output voltage range	3.0	-	22	V	-
SID.DC.VR.2	VR	VBB voltage regulation accuracy	-5	± 3	+5	%	
SID.DC.VR.3	VIN_UVLO	VIN supply below which chip will get reset	1.7	-	3.0	V	
SID.VREG.1	TSTART	Total startup time for the regulator supply outputs	-		200	μs	Specification for VDDD LDO

Electrical specifications

4.5.7 NFET gate driver specifications

All specifications are valid for $-40^{\circ}\text{C} \leq \text{TA} \leq 105^{\circ}\text{C}$ and $\text{TJ} \leq 125^{\circ}\text{C}$, except where noted.

Table 17 NFET gate driver specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
NFET gate driver DC specifications							
SID.GD.1	GD_VGS	Gate to source overdrive during ON condition	4.5	5	10	V	NFET driver is ON
SID.GD.2	GD_RPD	Resistance when pull-down enabled	–	–	2	k Ω	Applicable on NFET_CTRL to turn off external NFET.
NFET gate driver AC specifications							
SID.GD.3	T _{ON}	NFET_CTRL Low to High (1V to VBUS + 1V) with 3nF external capacitance.	2	5	10	ms	VBUS = 5V
SID.GD.4	T _{OFF}	NFET_CTRL High to Low (90% to 10%) with 3nF external capacitance.	–	7	–	μs	VBUS = 21.5V

4.5.8 Buck-boost PWM controller

Table 18 PWM controller specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
PWM controller specifications							
PWM.1	FSW	Buck-boost switching frequency	150	–	600	kHz	–
GD1	Fsw Gd Ovr	Inverter switching frequency	85		600		Pins PWM_IN1 and PWM_IN2 are connected to pin PWM_OUT.
PWM.2	FSS	Spread spectrum frequency dithering span	–	10	–	%	–
Buck-boost gate driver specifications							
DR.1	R_HS_PU	Top-side gate driver on-resistance - gate pull-up	–	2	–	Ω	–
DR.2	R_HS_PD	Top-side gate driver on-resistance - gate pull-down		1.5			
DR.3	R_LS_PU	Bottom-side gate driver on-resistance - gate pull-up		2			
DR.4	R_LS_PD	Bottom-side gate driver on-resistance - gate pull-down		1.5			
DR.5	Dead_HS	Dead time before high-side rising edge		30		ns	
DR.6	Dead_LS	Dead time before low-side rising edge		30			
DR.7	Tr_HS	Top-side gate driver rise time		25			
DR.8	Tf_HS	Top-side gate driver fall time		20			
NFET gate driver specifications							
DR.9	Tr_LS	Bottom-side gate driver rise time	–	25	–	ns	–
DR.10	Tf_LS	Bottom-side gate driver fall time		20			

4.5.9 Thermal

All specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ and $T_J \leq 125^{\circ}\text{C}$, except where noted.

Table 19 Thermal specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.OTP.1	OTP	Thermal shutdown	120	125	130	$^{\circ}\text{C}$	–

5 Functional overview

5.1 Wireless power transmitter

WLC1115 supports wireless power transfer between power transmitter (TX) and power receiver (RX), based on inductive power transfer technology (IPT). The Tx runs an alternating electrical current through the Tx coil(s) to generate an alternating magnetic field in accordance with Faraday's law. This magnetic field is mutually coupled to the Rx coil inside the power receiver and is transformed back into an alternating electrical current that is rectified and stored on a Vrect capacitor bank to power the Rx load.

Before the power transfer begins, the Rx and Tx communicate with each other to establish that a valid Rx device has been placed and they negotiate the level of power to be transferred during the charging cycle. The digital communication used by Tx and Rx is in-band communication. The communication from Tx to Rx is frequency shift key (FSK) modulation and from Rx to Tx is amplitude shift key (ASK) modulation. The WLC1115 enables solutions for Qi2 standard up to 15W. The WLC1115 operates in MPP, EPP or BPP depending on the capabilities of the Rx that gets placed by the user.

WLC1115 offers a highly integrated wireless power transmitter solution with a USB Type-C PD controller following the Qi2 standard^[11]. The functional overview below covers only EPP and BPP as per Qi1.3.x. However, the WLC1115 supports Qi2 with all the three protocols such as MPP, EPP, and BPP.

5.2 EPP WPC system control

WLC1115 controls the wireless power system in compliance with Qi standard version 1.3.x. The system control covers power transfer, system monitoring, and various phases of operation under BPP or EPP receivers depending on the Rx type placed onto the Tx pad.




Figure 5 WPC system control flow chart (negotiation, calibration and authentication are for EPP only)^[10]

Notes

10. The **Functional overview** section only describes the Qi specification. However, IC can support wireless charging proprietary power delivery extensions (PPDE)/Samsung FC.
11. Factory default controllers include boot-loader only. For code examples, contact your local Infineon sales representative.

5.2.1 EPP selection phase

The Tx monitors the interface surface using low energy signals (analog ping or Q-factor) to detect objects' placement and removal. The Analog Ping energy is limited such that impedance changes above the Tx coil may be detected without powering or waking up the receiver. The WLC1115 sets the Bridge (VBRG) voltage powering the inverter to a low voltage to generate sufficient energy to measure for any interface impedance changes without transferring any power during the selection phase.

5.2.2 EPP digital ping phase

In this phase, the Tx sends a power signal that is sufficient to power the receiver and prompt a response. This signal is called Digital Ping and the magnitude and length of time are predefined by the WPC Tx specifications. The Digital Ping phase ends when no response is detected or the Rx responds with a signal strength packet (SSP). When the Tx receives a valid SSP, the Digital Ping is extended and the system proceeds to the Identification and Configuration phase.

5.2.3 EPP identification and configuration phase

In this phase, the Tx identifies whether the Rx belongs to BPP or EPP profile. Additionally, in this phase, the Tx obtains configuration information such as the maximum amount of power that the Rx may require at its output. The power transmitter uses this information to create a Power Transfer Contract.

If the receiver is a BPP type then the power transmitter enters into the power transfer phase at the completion of the ID and Config phase as shown in [Figure 9](#) or with EPP receivers it proceeds to the negotiation phase if requested by the Rx.

5.2.4 EPP negotiation

In this phase, the EPP power receiver negotiates with the power transmitter to fine-tune the power transfer contract. For this purpose, the power receiver sends negotiation requests to the power transmitter, which the power transmitter can grant or deny.

In compliance with Q-factor FOD, the Tx will compare the Q-factor reported by the Rx with its own measurement to determine if the Q-factor of the coil is appropriate for the Rx that has been placed (EPP only). If the Tx Q-factor reading is too low it will flag a QFOD alarm and return to the selection phase.

5.2.5 EPP calibration

When this phase is requested, the Tx will ACK the request and commence with the EPP Rx to enable and enter the calibration phase to calibrate for transmitter power losses at two fixed receiver loads. This system's power loss information will be used by the Tx to detect the presence of foreign objects on the interface surface during the power delivery phase.

5.2.6 EPP authentication

Post successful calibration, Tx enters into power transfer mode limited to 5W. In this mode, Rx can request and challenge Tx for authentication. In case of successful authentication, Tx proceeds with negotiated power delivery. If authentication challenge is not successful then Tx continues to be in power transfer mode, limited to 5W. WLC1115 provides an I²C port for interfacing with OPTGA™ Trust Charge IC to enable authentication.

5.2.7 EPP renegotiation phase

In this phase, the EPP Rx can request to adjust the power transfer contract. This phase may be aborted prematurely without changing the power transfer contract.

5.2.8 EPP power transfer phase

In this phase, the Tx transfers power to the Rx and the power level is determined by the control error packets (CEP) and limited by the guaranteed power contract. Power loss FOD is also enabled and utilized to prevent excessive power loss which could result in FO heating.

1. CEP: These packets are used by the Tx to adjust the amount of power being sent. The CEP may be positive, negative, or 0. The Tx adjusts its operating point based on the value of the CEP. The CEP packet must be received every 1.8s (configurable) or power will be withdrawn along with other constraints that specify when a CEP may be sent by the Rx as defined in the WPC specifications.
2. Received power packet (RPP): The packet (8 bits for BPP and 24 bits for EPP) contains power received by receiver. The RPP is used by the Tx to determine if the power loss is safe or excessive based on the FOD thresholds contained in the FW.
3. End power transmit (EPT): The Rx may send an EPT packet anytime to inform Tx to withdraw/terminate the power delivery. The Tx will end the power transfer immediately if an EPT packet is received.

The Rx and Tx communicate with each other by modulating the carrier wave used to transfer power. The following sections describe the communication layer used and defined by the WPC.

5.2.9 Bidirectional in-band communication interface

The Qi standard requires bi-directional in-band communication between Tx and Rx. The communication from Tx to Rx is FSK and is implemented by the Tx alternating the carrier wave frequency. The communication from Rx to Tx is ASK and is created by modulating the load on the Rx side causing a reflection to appear on the Tx which is filtered and decoded.

5.3 Communication from Tx to Rx - FSK

The power transmitter communicates to the power receiver using frequency shift keying, in which the power transmitter modulates the operating frequency of the power signal.

In FSK, the Tx changes its operating frequency between the current operating frequency (f_{OP}) to an alternate frequency (f_{MOD}) in the modulated state. The difference between these two frequencies is characterized by two parameters that are determined during the initial ID and config stage of the wireless power connection:

- Polarity: This parameter determines whether the difference between f_{MOD} and f_{OP} is positive or negative.
- Depth: This parameter determines the magnitude of the difference between f_{OP} and f_{MOD} in Hertz (Hz).

The Tx uses a differential bi-phase encoding scheme to modulate data bits to the carrier wave. For this purpose, the Tx aligns each data bit to segments of 512 cycles of the carrier wave frequency.




Figure 6 Example of differential bi-phase encoding - FSK

5.4 Communication from Rx to Tx - ASK

In the ASK communication scheme, the Rx modulates the amount of power that it draws from the Tx power signal. The Tx detects this through as a modulation of the Tx current and/or voltage and uses a demodulation scheme to convert the modulated signal into a binary signal.

The Rx shall use a differential bi-phase encoding scheme to modulate data bits onto the power signal. For this purpose, the power receiver shall align each data bit to a full period t_{CLK} of an internal clock signal, such that the start of a data bit coincides with the rising edge of the clock signal. This internal clock (INTCLK) signal shall have a frequency $f_{CLK} = 2\text{kHz} \pm 4\%$. t_{CLK} is time period of the INTCLK clock.




Figure 7 Example of differential bi-phase encoding - ASK

When the Tx receives a modulated signal from the Rx the information is decoded and the Tx will react to the packet according to the type and the WPC specification.

5.5 Demodulation

The WLC1115 ASK demodulating and decoding scheme works by detecting voltage and current variations in the Tx coil caused by the Rx modulation signal. The voltage path for ASK uses an external band pass filter to filter the demod signal out of the carrier wave. The current sense uses the bridge current sense resistor and an integrated differential amplifier to sense the ASK variations. Both ASK sensing paths can be multiplexed to the external Opamp filter and comparator to improve communication in low signal-to-noise environments or conditions.

Figure 8 shows the demodulation path used for current and voltage sensing of the modulation signal for packet decoding.




Figure 8 WLC1115 voltage and current demodulation path for ASK

5.6 Inverter

The WLC1115 uses the integrated buck controller to generate the bridge voltage used to power the full-bridge inverter that powers the Tx resonance tank to deliver power to the Rx. The inverter supports a wide input operating voltage range (3V to 22V) for power transfer. The integrated gate drivers of the WLC1115 are designed to control a full bridge or half-bridge Inverter depending on the WPC specification type and operating scenario. The inverter is capable of operating at switching frequencies between 85kHz and 600kHz but are typically limited to 110kHz to 148kHz. During the power transfer phase, the inverter responds to Rx CEP packets by adjusting the operating frequency or adjusting the bridge voltage. The power control method (variable voltage or variable frequency) is determined by the WPC specification but may be altered in order to promote better interoperability and user experience.

5.7 Rx detection

During the selection phase, the Tx will periodically poll the interface to detect impedance changes in order to quickly send a Digital Ping within 0.5s of a user placing an Rx. During this phase, the WLC1115 is able to distinguish between large ferrous objects (such as keys or coins) and regular Rx devices using Q factor, input current, or shifts in resonance frequency to attempt FOD before power transfer. In case of marginally high input current or resonance shifts, the Tx will commence to Digital Ping in order to guarantee a connection with a valid Rx is made in a timely manner. The typical sequence of operations used to scan the interface for Rx placement (or removal) if an EPT is received during power transfer) is shown in **Figure 9**.




Figure 9 Typical selection phase Rx detection timing diagram

Figure 10 describes the process used during the selection phase for quick Rx detection and connection.




Figure 10 Typical selection phase flow chart for Rx detection and connection

The Rx detection in **Figure 10** also covers foreign object detection. The foreign object is identified by using Q factor. In case of foreign object detection, the process flow proceeds to analog ping (APNG). Further details about foreign object detection is covered in **“Foreign object detection (FOD)”** on page 30.

5.7.1 Foreign object detection (FOD)

WLC1115 supports enhanced FOD as per Qi v1.3.x standard. This includes FOD based on Q factor, resonance frequency, power loss, and over temperature (if a thermistor is used).

5.7.2 Q factor FOD and resonance frequency FOD

WLC1115 offers integrated Q factor and resonance frequency measurements for QFOD pre-power delivery. The measurements are made using the internal comparators QCOMP1 and QCOMP2 and the simple external components to charge the resonance capacitor and then discharge by shorting the LC tank and observing the resulting oscillation and voltage decay. The measurement of the Q factor is performed directly before every digital ping. The number of cycle count 'N' between two coil voltages V1 and V2 and period between corresponding rising edge pulses are used for Q factor and resonance frequency measurement as shown in [Figure 11](#).




Figure 11 WLC1115 Q factor measurement schematic and signal

5.7.3 Power loss FOD

WLC1115 supports power loss FOD during power transfer. The power loss FOD uses the Tx power measured at the buck output and is the product of the bridge voltage and the bridge current (current is sensed at inputs CSPO_0 and CSNO_0). This result for Tx power is further adjusted by tuning FOD coefficients to account for inverter losses and friendly metal losses. After computing the calibrated Tx power the result is compared against the latest RPP value sent by the Rx. If the difference between Tx_Power_Calibrated and RPP exceeds the Ploss threshold then an FOD event is logged. To prevent erroneous disconnects and improve user experience the WLC1115 will only disconnect the power for Ploss FOD in the event that three consecutive Ploss threshold breaches occur. The FOD coefficients and the Ploss thresholds are configurable to adapt to the system design.

5.7.4 Over temperature FOD

The WLC1115 is able to monitor interface temperature if an external NTC thermistor is connected and placed in contact with the Tx coil. This can be enabled to disconnect the Tx from the Rx in the event that the Tx coil temperature exceeds a configurable threshold.

5.7.5 Buck-boost regulator

The buck-boost regulator powers the inverter at the input node VBRG to enable power transfer per Qi. The buck-boost regulator of WLC1115 requires input and output bypass capacitors as well as two FETs and an inductor. The necessary external components and connections are shown in **Figure 12**. The buck-boost also offers current protection using a cycle-by-cycle current sense amplifier connected across resistance CSR1, integrated high and low-side gate drivers, and automatic PWM generation for output voltage control. The effective capacitance and inductor have been deliberately selected to optimize buck-boost performance and any substitutions should be made using equivalent components as those found in the reference schematic and using hardware design guidelines.




Figure 12 WLC1115 typical buck-boost regulator schematic for VBRG generation

The WLC1115's buck-boost controller provides two N-channel MOSFET gate drivers: complete with a floating high-side gate drivers via HG1_0 and HG2_0, and a ground-referenced low-side driver via LG1_0 and LG2_0 pins. The gate drivers are powered by VDDD and are a nominal voltage of 5 V. The buck-boost regulator switching frequency is programmable and can be set between 150kHz and 600kHz. In order to prevent EMI related issue's gate drivers, have programmable drive strength, dead-time, and can be run in a dithering mode to spread the radiated spectrum energy levels. An external capacitor and Schottky diode from the BST1_0 and BST2_0 pins are used for the high-side gate drive power supply. Furthermore, the high and low-side gate driver blocks include zero-crossing detector (ZCD) to implement discontinuous-conduction mode (DCM) mode with diode emulation. The WLC1115's buck-boost controller uses an integrated error amplifier for output voltage regulation. The error amplifier is a trans-conductance type amplifier with a single compensation pin (COMP_0) which requires the RC filter shown in the reference schematic to be connected from this pin to GND.

The WLC1115 supports high-voltage (22V) VBRG discharge circuitry and upon detection of device disconnection, faults, or hard resets, the chip may discharge the VBRG node to vSafe5V and/or vSafe0V within the time limits specified in the USB PD specification.

5.8 Buck-boost operating modes

5.8.1 Pulse-width modulator (PWM)

The WLC1115 has a PWM generator to control the external FETs using the integrated gate drivers in peak current mode control. This is the primary operating mode when the buck-boost is loaded by the inverter and power transfer is in progress.

5.8.2 Pulse skipping mode (PSM)

The WLC1115 buck-boost has two firmware-selectable operating modes to optimize efficiency and reduce losses under light load conditions: Pulse-skipping mode (PSM) and forced-continuous-conduction mode (FCCM). In PSM, the controller reduces the total number of switching pulses without reducing the active switching frequency by working in “bursts” of normal nominal-frequency switching interspersed with intervals without switching. The output voltage thus increases during a switching burst and decreases during a quiet interval. This mode results in minimal losses with a tradeoff of having higher output voltage ripple. When in this mode, WLC1115 devices monitor the voltage across the buck-boost sync FET to detect when the inductor current reaches zero; when this occurs, the WLC1115 devices switch off the buck-boost sync FET to prevent reverse current flow from the output capacitors (i.e. diode emulation mode).

5.8.3 Forced-continuous-conduction mode (FCCM)

In forced-continuous-conduction mode (FCCM), the nominal switching frequency is maintained at all times, with the inductor current going below zero (i.e. “backwards” or from the output to the input) for a portion of the switching cycle as necessary to maintain the output voltage and current. This keeps the output voltage ripple to a minimum at the cost of light-load efficiency.

5.8.4 Overvoltage protection (OVP)

The WLC1115 offers two types of overvoltage protections. The device monitors and limits VIN and VBRG. In case of a USB VIN overvoltage event detected, WLC1115 can be configured to shutdown the Type-C port completely. In case of VBRG over voltage events, the buck-boost regulator is immediately shut down. The IC can be re-enabled after a physical disconnect and reconnect. The over-voltage fault thresholds are configurable.

5.8.5 Overcurrent protection (OCP)

The WLC1115 protects the inverter from over-current and short-circuit faults by monitoring the bridge current and continuously inspecting for over-current events using the internal CSAs that check the voltage on the current sense resistor. Similar to OVP, the OCP and SCP fault thresholds and response times are configurable as well. The IC can be re-enabled after a physical disconnect and reconnect.

5.8.6 USB-PD controller

The WLC1115 interfaces directly to Type-C USB power supplies and travel adaptors (TA). The WLC1115 manages the incoming power supply throughout operation using the D+, D-, and CC lines. The WLC1115 manages the USB-PD physical communication layer, the VCONN switches, as well as monitoring to prevent under-voltage events caused by drawing too much power from the supply. The WLC1115 offers all the necessary electrical controls to be fully compliant with revisions 3.0 and 2.0 of the USB-PD specification and includes SCP.

The USB-PD physical layer consists of the power transmitter and power receiver that communicates BMC encoded data over the CC channel per the PD 3.0 standard. All communication is half-duplex. The physical layer or PHY includes collision avoidance to minimize communication errors on the channel. The WLC1115 uses the RP and RD resistors to implement connection detection and plug orientation detection. The RD resistor establishes the role of the transmitter system as a USB sink. The device supports PPS operation at all valid voltages from 3V to 22V when connected to a power adaptor.

Further, the WLC1115 device supports USB-PD extended messages containing data of up to 260 bytes by implementing a chunking mechanism; messages are limited to revision 2.0 sizes unless both source and sink confirm and negotiate compatibility with longer message lengths. The WLC1115 USB controller also supports battery charger emulation and detection (source and sink) for USB legacy QC 2.0/3.0 & AFC protocols.

5.8.7 MCU

The Cortex®-M0 in WLC1115 device is a 32-bit MCU, which is optimized for low-power operation with extensive clock gating. The device utilizes an interrupt controller (the NVIC block) with 32 interrupt inputs and a wakeup interrupt controller (WIC), which can wake the processor up from Deep Sleep mode. Additionally, the WLC1115 device has 128-KB Flash and 32-KB ROM for nonvolatile storage. ROM stores libraries for device drivers such as I²C, SPI, and so on. The main wireless power firmware is stored in Flash memory to provide the flexibility to store code for all wireless power features, enable the use of configuration tables, and allow firmware upgrades to meet the latest USBPD specifications and application requirements. The device may be reset anytime by toggling the XRES pin to force a full hardware and software reset.

The WLC1115 devices support external clock (EXTCLK) or INTCLK for the MCU and all internal sub-systems that require clocks. To use the internal clock, float the CLK_IN pin. To use the optional external clock, provide a single ended clock to the CLK_IN pin oscillating at 48MHz.

The TCPWM block of the WLC1115 device has four timers, counters, or PWM (TCPWM) generators. These timers are used by FW to run the wireless power Tx system as required by WPC and USB compliance directives. The WLC1115 device also has a watchdog timer (WDT) that can be used by FW for various timeout events.

5.8.8 ADC

The WLC1115 device has 8-bit SAR ADCs available for general purpose analog-to-digital conversion applications within the chip and system. The ADCs are accessed from the GPIOs or directly on power supply pins through an on-chip analog mux. See the **“Electrical specifications”** on page 12 for detailed specifications of the ADCs.

5.8.9 Serial communications block (SCB)

The WLC1115 devices have four SCB blocks that can be configured for I²C, SPI, or UART. These blocks implement full multi-master and slave I²C interfaces capable of multi-master arbitration. I²C is compatible with the standard Philips I2C specification V3.0. These blocks operate at speeds of up to 1Mbps and have flexible buffering options to reduce interrupt overhead and latency for the CPU. The SCB blocks support 8-byte deep FIFOs for Receive and Transmit to decrease the time needed to interface by the MCU also reducing the need for clock stretching caused by the CPU not having read data on time.

5.8.10 I/O subsystem

The WLC1115 devices have 13 GPIOs but many of them have dedicated functions for 15W MPP/EPP applications such as I2C comm, LED and temperature sensing in the wireless power application and cannot be repurposed. The GPIOs output states have integrated controls modes that can be enabled by FW which include: weak pull-up with strong pull-down, strong pull-up with weak pull-down, open drain with strong pull-down, open drain with strong pull-up, strong pull-up with strong pull-down, disabled, or weak pull-up with weak pull-down and offer selectable slew rates for dV/dt output control. When GPIOs are used as inputs they can be configured to support different input thresholds (CMOS or LVTTL).

During POR, the GPIO blocks are forced to the disable state preventing any excess currents from flowing.

5.8.11 LDOs (VDDD and VCCD)

The WLC1115 has two integrated LDO regulators. The VDDD LDO is powered by VIN and provides 5V for the GPIOs, gate drivers, and other internal blocks. The total load on VDDD LDO must be less than 150mA including internal consumption. VDDD LDO will be externally loaded as shown in the reference schematic. For connecting any additional external load on it, contact Infineon technical support. The VDDD 5V supply is externally routed to various pins and they should all be externally shorted together. The VCCD LDO is a 1.8V LDO regulator and is powered by VDDD. Do not externally load VCCD. Both LDOs must have ceramic bypass capacitors placed from each pin to ground close to the WLC1115 device.

6 Programming the WLC1115 device

There are two ways to program application firmware into a WLC1115 device:

1. Programming the device flash over SWD Interface
2. Application firmware update over specific interfaces (CC, I²C)

Generally, the WLC1115 devices are programmed over the SWD interface only during development or during the manufacturing process of the end-product. Once the end-product is manufactured, the WLC1115 device application firmware can be updated via the appropriate bootloader interface. Infineon strongly recommends customers to use the configuration utility to turn off the Application FW Update over CC or I²C interface in the firmware that is updated into WLC1115's flash before mass production. This prevents unauthorized firmware from being updated over the CC interface in the field. If you desire to retain the application firmware update over CC/I²C interfaces features post-production for on-field firmware updates, contact your local Infineon sales representative for further guidelines.

6.1 Programming the device Flash over SWD interface

The WLC1115 family of devices can be programmed using the SWD interface. Infineon provides the MiniProg4 programming kit ([CY8CKIT-005 MiniProg4 Kit](#)) which can be used to program the flash and debug firmware. The Flash is programmed by downloading the information from a *hex* file.

As shown in [Figure 13](#), the SWD_DAT and SWD_CLK pins are connected to the host programmer's SWDIO (data) and SWDCLK (clock) pins respectively. During SWD programming, the device can be powered by the host programmer by connecting its VTARG (power supply to the target device) to the VDDD pins of the WLC1115 device. If the WLC1115 device is powered using an onboard power supply, it can be programmed using the "Reset Programming" option. For more details, refer the WLCXXX programming specification.




Figure 13 Connecting the programmer to WLC1115

7 Ordering information

Table 20 lists the WLC1115 ordering part numbers and applications.

Table 20 WLC1115 ordering part numbers

MPN	Power	Application
WLC1115-68LQXQ	15W	Qi2 MPP/EPP Tx
WLC1115-68LQXQT		Qi2 MPP/EPP Tx - Tape and reel option

7.1 Ordering code definitions

WLC	X	X	XX - XX	XX	X	X	X
							T: Tape and reel (Optional)
							Grade/temperature range: Q = Extended industrial grade (–40°C to + 105°C)
							Lead: X = Pb-free
							Package type: LQ = QFN
							Number of pins in the package
							Wattage: 15 = 15W;
							Type-: 1 = Tx, 2 = Rx, 3 = Tx-Rx , 4 = Custom
							Product type: 1 = First-Generation product family
							Marketing code: WLC = Wireless Charging

8 Packaging

Table 21 Package characteristics

Parameter	Description	Test conditions	Min	Typ	Max	Unit
T _J	Operating junction temperature	–	–40	25	125	°C
T _{JA}	Package θ _{JA}		–	–	14.8	°C/W
T _{JB}	Package θ _{JB}				4.3	
T _{JC}	Package θ _{JC}				12.9	

Table 22 Solder reflow peak temperature

Package	Maximum peak temperature	Maximum time within 5°C of peak temperature
68-pin QFN	260°C	30 seconds

Table 23 Package moisture sensitivity level (MSL), IPC/JEDEC J-STD-2

Package	MSL
68-pin QFN	MSL 3

9 Package diagram




Figure 14 68LD QFN (8 x 8) device package drawing (PG-VQFN-68)

10 Acronyms

Table 24 Acronyms used in this document

Acronym	Description
ACK	Acknowledge
ADC	Analog-to-digital converter
Arm®	Advanced RISC machine, a CPU architecture
ASK	Amplitude shift key
BPP	Basic power profile
BMC	BiPhase mark code
CEP	Control error packet
CC	Configuration channel
CSA	Current sense amplifier
DCM	Discontinuous-conduction mode
EA	Error amplifier
EPP	Extended power profile
EPT	End power transfer
ESD	Electrostatic discharge
FET	Field effect transistor
FCCM	Forced-continuous-conduction mode
FOD	Foreign object detection
FO	Foreign object
FSK	Frequency shift key
FW	Firmware
GPIO	General-purpose I/O
HBM	Human body model
HS	High speed
I ² C	Inter-integrated circuit
IC	Integrated circuit
IMO	Internal main oscillator
IPT	Inductive power transfer technology
LDO	Linear drop out
MCU	Microcontroller unit
NTC	Negative temperature coefficient
NVIC	Nested vectored interrupt controller
OCP	Overcurrent protection
Opamp	Operational amplifier
OTP	Over temperature protection
OV	Overvoltage
OVP	Overvoltage protection
PCB	Printed circuit board
PD	Power delivery
POR	Power-on reset
PPDE	proprietary power delivery extensions
PPS	Programmable power supply

Acronyms

Table 24 **Acronyms used in this document** *(continued)*

Acronym	Description
PSM	Pulse-skipping mode
PWM	Pulse-width modulator
QFOD	Q factor FOD
RPP	Received power packet
RCP	Reverse current protection
Rx	Power receiver
SAR	Successive approximation register
SCP	Short circuit protection
SPI	Serial peripheral interface
SSP	Signal strength packet
SWD	Serial wire debug, a test protocol
TCPWM	Timer/counter pulse-width modulation
Tx	Power transmitter

11 Document conventions

11.1 Units of measure

Table 25 Units of measure

Symbol	Unit of measure
°C	degree Celsius
Hz	hertz
KB	1024 bytes
kHz	kilohertz
kΩ	kilo ohm
LSB	least significant bit
MHz	megahertz
MΩ	mega-ohm
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
%	percent
pF	picofarad
s	second
V	volt
W	watt

Revision history

Document version	Date of release	Description of changes
*B	2022-04-22	Publish to web.
*C	2023-07-28	Updated general description and feature for Qi2 standard. Update the logic block diagram for Qi2. Added new application diagram for Qi2. Updated pinouts table for Pin# 18, 22, 27, and 59 for Qi2 application. Updated pin function column in the pinouts table for MPP/EPP. Replaced “boost” with “buck-boost” in the DC-DC converter electrical specifications. Added DC-DC converter description to buck-boost. Updated functional overview sub section titles. Updated package diagram.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-07-28
Published by
Infineon Technologies AG
81726 Munich, Germany

© 2023 Infineon Technologies AG.
All Rights Reserved.

Do you have a question about this document?
Go to www.infineon.com/support

Document reference
002-34241 Rev. *C

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.