

**PROM VERSION of M37710M8BXXXFP**

- Number of basic instructions** ..... 103
- Memory size     PROM** ..... 60K bytes  
                      RAM ..... 2048 bytes
- Instruction execution time**  
    The fastest instruction at 25MHz frequency ..... 160ns
- Single power supply** ..... 5V±10%
- Low power dissipation (at 25MHz frequency)**  
                                                ..... 95mW (Typ.)
- Interrupts** ..... 19 types 7 levels
- Multiple function 16-bit timer** ..... 5+3  
    (Pulse motor drive waveform can be output.)
- UART (may also be synchronous)** ..... 2
- 10-bit A-D converter** ..... 8-channel inputs
- 8-bit D-A converter** ..... 2-channel outputs
- 12-bit watchdog timer**
- Programmable input/output**  
    (ports P0, P1, P2, P3, P4, P5, P6, P7, P8) ..... 68

**M37710E8BXXXXP**

| Pin | Signal                                                 | Pin | Signal                                                               |
|-----|--------------------------------------------------------|-----|----------------------------------------------------------------------|
| 1   | P7 <sub>0</sub> /AN <sub>0</sub>                       | 24  | P7 <sub>0</sub> /AN <sub>0</sub>                                     |
| 2   | P6 <sub>7</sub> /TBG <sub>N</sub>                      | 25  | P7 <sub>1</sub> /AN <sub>1</sub>                                     |
| 3   | P6 <sub>6</sub> /TB1 <sub>N</sub>                      | 26  | P7 <sub>2</sub> /AN <sub>2</sub>                                     |
| 4   | P6 <sub>5</sub> /TB0 <sub>N</sub>                      | 27  | P7 <sub>3</sub> /AN <sub>3</sub>                                     |
| 5   | P6 <sub>4</sub> /INT <sub>2</sub>                      | 28  | P7 <sub>4</sub> /AN <sub>4</sub>                                     |
| 6   | P6 <sub>3</sub> /INT <sub>1</sub>                      | 29  | P7 <sub>5</sub> /AN <sub>5</sub>                                     |
| 7   | P6 <sub>2</sub> /INT <sub>0</sub>                      | 30  | P7 <sub>6</sub> /AN <sub>6</sub>                                     |
| 8   | P6 <sub>1</sub> /TA4 <sub>N</sub>                      | 31  | P7 <sub>7</sub> /AN <sub>7</sub> /AD <sub>TRG</sub>                  |
| 9   | P6 <sub>0</sub> /TA0 <sub>OUT</sub> /RTP1 <sub>3</sub> | 32  | V <sub>SS</sub>                                                      |
| 10  | P5 <sub>7</sub> /TA3 <sub>N</sub>                      | 33  | AV <sub>SS</sub>                                                     |
| 11  | P5 <sub>6</sub> /TA0 <sub>OUT</sub> /RTP1 <sub>2</sub> | 34  | V <sub>REF</sub>                                                     |
| 12  | P5 <sub>5</sub> /TA2 <sub>N</sub> /RTP1 <sub>1</sub>   | 35  | V <sub>CC</sub>                                                      |
| 13  | P5 <sub>4</sub> /TA0 <sub>OUT</sub> /RTP1 <sub>0</sub> | 36  | P8 <sub>6</sub> /CTS <sub>0</sub> /RTS <sub>0</sub> /DA <sub>0</sub> |
| 14  | P5 <sub>3</sub> /TA1 <sub>N</sub> /RTP0 <sub>3</sub>   | 37  | P8 <sub>1</sub> /CLK <sub>0</sub>                                    |
| 15  | P5 <sub>2</sub> /TA0 <sub>OUT</sub> /RTP0 <sub>2</sub> | 38  | P8 <sub>7</sub> /RXD <sub>0</sub>                                    |
| 16  | P5 <sub>1</sub> /TA0 <sub>N</sub> /RTP0 <sub>1</sub>   | 39  | P8 <sub>2</sub> /TXD <sub>0</sub>                                    |
| 17  | P5 <sub>0</sub> /TA0 <sub>OUT</sub> /RTP0 <sub>0</sub> | 40  |                                                                      |
| 18  | P4 <sub>7</sub> /DBC *                                 | 41  |                                                                      |
| 19  | P4 <sub>6</sub> /VPA *                                 | 42  |                                                                      |
| 20  | P4 <sub>5</sub> /VDA *                                 | 43  |                                                                      |
| 21  | P4 <sub>4</sub> /OCL *                                 | 44  |                                                                      |
| 22  | P4 <sub>3</sub> /MX *                                  | 45  |                                                                      |
| 23  | P4 <sub>2</sub> /e <sub>1</sub>                        | 46  |                                                                      |
| 24  | P4 <sub>1</sub> /RDY *                                 | 47  |                                                                      |
| 25  |                                                        | 48  |                                                                      |


Additional signals on the right side of the package (pins 49-56):

- 49: P6<sub>8</sub>/CTS<sub>1</sub>/RTS<sub>1</sub>/DA<sub>1</sub>
- 50: P6<sub>8</sub>/CLK<sub>1</sub>
- 51: P6<sub>8</sub>/R<sub>D</sub>
- 52: P8<sub>7</sub>/T<sub>D</sub>
- 53: P8<sub>0</sub>/A<sub>1</sub>
- 54: P8<sub>0</sub>/A<sub>2</sub>
- 55: P8<sub>0</sub>/A<sub>3</sub>
- 56: P8<sub>0</sub>/A<sub>4</sub>
- 57: P8<sub>0</sub>/A<sub>5</sub>
- 58: P8<sub>0</sub>/A<sub>6</sub>
- 59: P8<sub>0</sub>/A<sub>7</sub>
- 60: P1<sub>0</sub>/A<sub>8</sub>/D<sub>8</sub>
- 61: P1<sub>0</sub>/A<sub>9</sub>/D<sub>9</sub>
- 62: P1<sub>0</sub>/A<sub>10</sub>/D<sub>10</sub>
- 63: P1<sub>0</sub>/A<sub>11</sub>/D<sub>11</sub>
- 64: P1<sub>0</sub>/A<sub>12</sub>/D<sub>12</sub>
- 65: P1<sub>0</sub>/A<sub>13</sub>/D<sub>13</sub>
- 66: P1<sub>0</sub>/A<sub>14</sub>/D<sub>14</sub>
- 67: P1<sub>0</sub>/A<sub>15</sub>/D<sub>15</sub>
- 68: P2<sub>0</sub>/A<sub>16</sub>/D<sub>16</sub>
- 69: P1<sub>0</sub>/A<sub>17</sub>/D<sub>17</sub>
- 70: P2<sub>0</sub>/A<sub>18</sub>/D<sub>18</sub>
- 71: P2<sub>0</sub>/A<sub>19</sub>/D<sub>19</sub>
- 72: P2<sub>0</sub>/A<sub>20</sub>/D<sub>20</sub>
- 73: P2<sub>0</sub>/A<sub>21</sub>/D<sub>21</sub>
- 74: P2<sub>0</sub>/A<sub>22</sub>/D<sub>22</sub>
- 75: P2<sub>0</sub>/A<sub>23</sub>/D<sub>23</sub>
- 76: P2<sub>0</sub>/A<sub>24</sub>/D<sub>24</sub>
- 77: P2<sub>0</sub>/A<sub>25</sub>/D<sub>25</sub>
- 78: P2<sub>0</sub>/A<sub>26</sub>/D<sub>26</sub>
- 79: P2<sub>0</sub>/A<sub>27</sub>/D<sub>27</sub>
- 80: P2<sub>0</sub>/A<sub>28</sub>/D<sub>28</sub>
- 81: P2<sub>0</sub>/A<sub>29</sub>/D<sub>29</sub>
- 82: P2<sub>0</sub>/A<sub>30</sub>/D<sub>30</sub>
- 83: P2<sub>0</sub>/A<sub>31</sub>/D<sub>31</sub>
- 84: P2<sub>0</sub>/A<sub>32</sub>/D<sub>32</sub>
- 85: P2<sub>0</sub>/A<sub>33</sub>/D<sub>33</sub>
- 86: P2<sub>0</sub>/A<sub>34</sub>/D<sub>34</sub>
- 87: P2<sub>0</sub>/A<sub>35</sub>/D<sub>35</sub>
- 88: P2<sub>0</sub>/A<sub>36</sub>/D<sub>36</sub>
- 89: P2<sub>0</sub>/A<sub>37</sub>/D<sub>37</sub>
- 90: P2<sub>0</sub>/A<sub>38</sub>/D<sub>38</sub>
- 91: P2<sub>0</sub>/A<sub>39</sub>/D<sub>39</sub>
- 92: P2<sub>0</sub>/A<sub>40</sub>/D<sub>40</sub>
- 93: P2<sub>0</sub>/A<sub>41</sub>/D<sub>41</sub>
- 94: P2<sub>0</sub>/A<sub>42</sub>/D<sub>42</sub>
- 95: P2<sub>0</sub>/A<sub>43</sub>/D<sub>43</sub>
- 96: P2<sub>0</sub>/A<sub>44</sub>/D<sub>44</sub>
- 97: P2<sub>0</sub>/A<sub>45</sub>/D<sub>45</sub>
- 98: P2<sub>0</sub>/A<sub>46</sub>/D<sub>46</sub>
- 99: P2<sub>0</sub>/A<sub>47</sub>/D<sub>47</sub>
- 100: P2<sub>0</sub>/A<sub>48</sub>/D<sub>48</sub>
- 101: P2<sub>0</sub>/A<sub>49</sub>/D<sub>49</sub>
- 102: P2<sub>0</sub>/A<sub>50</sub>/D<sub>50</sub>
- 103: P2<sub>0</sub>/A<sub>51</sub>/D<sub>51</sub>
- 104: P2<sub>0</sub>/A<sub>52</sub>/D<sub>52</sub>
- 105: P2<sub>0</sub>/A<sub>53</sub>/D<sub>53</sub>
- 106: P2<sub>0</sub>/A<sub>54</sub>/D<sub>54</sub>
- 107: P2<sub>0</sub>/A<sub>55</sub>/D<sub>55</sub>
- 108: P2<sub>0</sub>/A<sub>56</sub>/D<sub>56</sub>
- 109: P2<sub>0</sub>/A<sub>57</sub>/D<sub>57</sub>
- 110: P2<sub>0</sub>/A<sub>58</sub>/D<sub>58</sub>
- 111: P2<sub>0</sub>/A<sub>59</sub>/D<sub>59</sub>
- 112: P2<sub>0</sub>/A<sub>60</sub>/D<sub>60</sub>
- 113: P2<sub>0</sub>/A<sub>61</sub>/D<sub>61</sub>
- 114: P2<sub>0</sub>/A<sub>62</sub>/D<sub>62</sub>
- 115: P2<sub>0</sub>/A<sub>63</sub>/D<sub>63</sub>
- 116: P2<sub>0</sub>/A<sub>64</sub>/D<sub>64</sub>
- 117: P2<sub>0</sub>/A<sub>65</sub>/D<sub>65</sub>
- 118: P2<sub>0</sub>/A<sub>66</sub>/D<sub>66</sub>
- 119: P2<sub>0</sub>/A<sub>67</sub>/D<sub>67</sub>
- 120: P2<sub>0</sub>/A<sub>68</sub>/D<sub>68</sub>
- 121: P2<sub>0</sub>/A<sub>69</sub>/D<sub>69</sub>
- 122: P2<sub>0</sub>/A<sub>70</sub>/D<sub>70</sub>
- 123: P2<sub>0</sub>/A<sub>71</sub>/D<sub>71</sub>

- (1) Do not use the M37710E8BFS for mass production because it is a tool for program development (for evaluation).
- (2) Refer to "Chapter 5 PRECAUTIONS" when using this microcomputer.

# M37710E8BXXXFP M37710E8BFS

PROM VERSION of M37710M8BXXXFP



**FUNCTIONS OF M37710E8BXXXFP**

| Parameter                    |                         | Functions                                                                                      |
|------------------------------|-------------------------|------------------------------------------------------------------------------------------------|
| Number of basic instructions |                         | 103                                                                                            |
| Instruction execution time   |                         | 160ns (the fastest instruction at external clock 25MHz frequency)                              |
| Memory size                  | PROM                    | 60K bytes                                                                                      |
|                              | RAM                     | 2048 bytes                                                                                     |
| Input/Output ports           | P0~P2, P4~P8            | 8-bitX 8                                                                                       |
|                              | P3                      | 4-bitX 1                                                                                       |
| Multi-function timers        | TA0, TA1, TA2, TA3, TA4 | 16-bitX 5                                                                                      |
|                              | TB0, TB1, TB2           | 16-bitX 3                                                                                      |
| Serial I/O                   |                         | (UART or clock synchronous serial I/O)X2                                                       |
| A-D converter                |                         | 10-bitX 1 ( 8 channels)                                                                        |
| D-A converter                |                         | 8-bitX 2                                                                                       |
| Watchdog timer               |                         | 12-bitX 1                                                                                      |
| Interrupts                   |                         | 3 external types, 16 internal types<br>(Each interrupt can be set the priority levels to 0~7.) |
| Clock generating circuit     |                         | Built-in(externally connected to a ceramic resonator or quartz crystal resonator)              |
| Supply voltage               |                         | 5 V $\pm$ 10%                                                                                  |
| Power dissipation            |                         | 95mW(at external clock 25MHz frequency)                                                        |
| Input/Output characteristic  | Input/Output voltage    | 5 V                                                                                            |
|                              | Output current          | 5 mA                                                                                           |
| Memory expansion             |                         | Maximum 16M bytes                                                                              |
| Operating temperature range  |                         | -20~85°C                                                                                       |
| Device structure             |                         | CMOS high-performance silicon gate process                                                     |
| Package                      | M37710E8BXXXFP          | 80-pin plastic molded QFP                                                                      |
|                              | M37710E8BFS             | 80-pin ceramic LCC (with a window)                                                             |

# PIN DESCRIPTION

| Pin                                  | Name                      | Input/Output | Functions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|--------------------------------------|---------------------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| V <sub>CC</sub> ,<br>V <sub>SS</sub> | Power supply              |              | Supply 5 V±10% to V <sub>CC</sub> and 0 V to V <sub>SS</sub> .                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| CNV <sub>SS</sub>                    | CNV <sub>SS</sub> input   | Input        | This pin controls the processor mode. Connect to V <sub>SS</sub> for single-chip mode, and to V <sub>CC</sub> for external ROM types.                                                                                                                                                                                                                                                                                                                                                                                 |
| RESET                                | Reset input               | Input        | To enter the reset state, this pin must be kept at a "L" condition which should be maintained for the required time.                                                                                                                                                                                                                                                                                                                                                                                                  |
| X <sub>IN</sub>                      | Clock input               | Input        | These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz crystal resonator between X <sub>IN</sub> and X <sub>OUT</sub> . When an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open.                                                                                                                                                                                                               |
| X <sub>OUT</sub>                     | Clock output              | Output       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| $\bar{E}$                            | Enable output             | Output       | Data or instruction read and data write are performed when output from this pin is "L".                                                                                                                                                                                                                                                                                                                                                                                                                               |
| BYTE                                 | Bus width selection input | Input        | In memory expansion mode or microprocessor mode, this pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs.                                                                                                                                                                                                                                                                                                     |
| AV <sub>CC</sub><br>AV <sub>SS</sub> | Analog supply input       |              | Power supply for the A-D converter. AV <sub>SS</sub> is also used for D-A converter. Connect AV <sub>CC</sub> to V <sub>CC</sub> and AV <sub>SS</sub> to V <sub>SS</sub> externally.                                                                                                                                                                                                                                                                                                                                  |
| V <sub>REF</sub>                     | Reference voltage input   | Input        | This is reference voltage input pin for the A-D converter and the D-A converter.                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| P0 <sub>0</sub> ~P0 <sub>7</sub>     | I/O port P0               | I/O          | In single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in input mode when reset. Address(A <sub>7</sub> ~A <sub>0</sub> ) is output in memory expansion mode or microprocessor mode.                                                                                                                                                                                                                  |
| P1 <sub>0</sub> ~P1 <sub>7</sub>     | I/O port P1               | I/O          | In single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in memory expansion mode or microprocessor mode and external data bus is 16-bit width, high-order data (D <sub>15</sub> ~D <sub>8</sub> ) is input or output when $\bar{E}$ output is "L" and an address (A <sub>15</sub> ~A <sub>8</sub> ) is output when $\bar{E}$ output is "H". If the BYTE pin is "H" that is an external data bus is 8-bit width, only address(A <sub>15</sub> ~A <sub>8</sub> ) is output. |
| P2 <sub>0</sub> ~P2 <sub>7</sub>     | I/O port P2               | I/O          | In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode low-order data(D <sub>7</sub> ~D <sub>0</sub> ) is input or output when $\bar{E}$ output is "L" and an address(A <sub>23</sub> ~A <sub>16</sub> ) is output when $\bar{E}$ output is "H".                                                                                                                                                                                                         |
| P3 <sub>0</sub> ~P3 <sub>3</sub>     | I/O port P3               | I/O          | In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, R/W, BHE, ALE, and HLDA signals are output.                                                                                                                                                                                                                                                                                                                                                      |
| P4 <sub>0</sub> ~P4 <sub>7</sub>     | I/O port P4               | I/O          | In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P4 <sub>0</sub> and P4 <sub>1</sub> become HOLD and RDY input pin respectively. Functions of other pins are the same as in single-chip mode. In single-chip mode or memory expansion mode, port P4 <sub>2</sub> can be programmed for $\phi_1$ output pin divided the clock to X <sub>IN</sub> pin by 2. In microprocessor mode, P4 <sub>2</sub> always has the function as $\phi_1$ output pin. |
| P5 <sub>0</sub> ~P5 <sub>7</sub>     | I/O port P5               | I/O          | In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2 and timer A3. P5 <sub>0</sub> ~P5 <sub>8</sub> also function as output pins for pulse motor drive waveform.                                                                                                                                                                                                                                                            |
| P6 <sub>0</sub> ~P6 <sub>7</sub>     | I/O port P6               | I/O          | In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A4, external interrupt input INT <sub>0</sub> , INT <sub>1</sub> and INT <sub>2</sub> pins, and input pins for timer B0, timer B1 and timer B2. P6 <sub>0</sub> also functions as an output pin for pulse motor drive waveform.                                                                                                                                                               |
| P7 <sub>0</sub> ~P7 <sub>7</sub>     | I/O port P7               | I/O          | In addition to having the same functions as port P0 in single-chip mode, these pins also function as analog input AN <sub>0</sub> ~AN <sub>7</sub> input pins. P7 <sub>7</sub> also has an A-D conversion trigger input function.                                                                                                                                                                                                                                                                                     |
| P8 <sub>0</sub> ~P8 <sub>7</sub>     | I/O port P8               | I/O          | In addition to having the same functions as port P0 in single-chip mode, these pins also function as R <sub>x</sub> D, T <sub>x</sub> D, CLK, CTS/RTS pins for UART 0 and UART 1, and output pins for D-A converter.                                                                                                                                                                                                                                                                                                  |

**PIN DESCRIPTION (EPROM MODE)**

| Pin                                 | Name                                             | Input/Output | Functions                                                                                                                                                                                                                                                   |
|-------------------------------------|--------------------------------------------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| V <sub>CC</sub> , V <sub>SS</sub>   | Power supply                                     |              | Supply 5 V $\pm$ 10% to V <sub>CC</sub> and 0 V to V <sub>SS</sub> .                                                                                                                                                                                        |
| CNV <sub>SS</sub>                   | V <sub>PP</sub> input                            | Input        | Connect to V <sub>PP</sub> when programming or verifying.                                                                                                                                                                                                   |
| BYTE                                | V <sub>PP</sub> input                            | Input        | Connect to V <sub>PP</sub> when programming or verifying.                                                                                                                                                                                                   |
| RESET                               | Reset input                                      | Input        | Connect to V <sub>SS</sub> .                                                                                                                                                                                                                                |
| X <sub>IN</sub>                     | Clock input                                      | Input        | Connect a ceramic resonator between X <sub>IN</sub> and X <sub>OUT</sub> .                                                                                                                                                                                  |
| X <sub>OUT</sub>                    | Clock output                                     | Output       |                                                                                                                                                                                                                                                             |
| $\bar{E}$                           | Enable output                                    | Output       | Keep open.                                                                                                                                                                                                                                                  |
| AV <sub>CC</sub> , AV <sub>SS</sub> | Analog supply input                              |              | Connect AV <sub>CC</sub> to V <sub>CC</sub> and AV <sub>SS</sub> to V <sub>SS</sub> .                                                                                                                                                                       |
| V <sub>REF</sub>                    | Reference voltage input                          | Input        | Connect to V <sub>SS</sub> .                                                                                                                                                                                                                                |
| P0 <sub>0</sub> ~P0 <sub>7</sub>    | Address input (A <sub>0</sub> ~A <sub>7</sub> )  | Input        | Port P0 functions as the lower 8 bits address input (A <sub>0</sub> ~A <sub>7</sub> ).                                                                                                                                                                      |
| P1 <sub>0</sub> ~P1 <sub>7</sub>    | Address input (A <sub>8</sub> ~A <sub>15</sub> ) | Input        | Port P1 functions as the higher 8 bits address input (A <sub>8</sub> ~A <sub>15</sub> ).                                                                                                                                                                    |
| P2 <sub>0</sub> ~P2 <sub>7</sub>    | Data I/O (D <sub>0</sub> ~D <sub>7</sub> )       | I/O          | Port P2 functions as the 8 bits data bus (D <sub>0</sub> ~D <sub>7</sub> ).                                                                                                                                                                                 |
| P3 <sub>0</sub> ~P3 <sub>3</sub>    | Input port P3                                    | Input        | Connect to V <sub>SS</sub> .                                                                                                                                                                                                                                |
| P4 <sub>0</sub> ~P4 <sub>7</sub>    | Input port P4                                    | Input        | Connect to V <sub>SS</sub> .                                                                                                                                                                                                                                |
| P5 <sub>0</sub> ~P5 <sub>7</sub>    | Control signal input                             | Input        | P5 <sub>0</sub> , P5 <sub>1</sub> and P5 <sub>2</sub> function as PGM, OE and CE input pins respectively. Connect P5 <sub>3</sub> , P5 <sub>4</sub> , P5 <sub>5</sub> and P5 <sub>6</sub> to V <sub>CC</sub> . Connect P5 <sub>7</sub> to V <sub>SS</sub> . |
| P6 <sub>0</sub> ~P6 <sub>7</sub>    | Input port P6                                    | Input        | Connect to V <sub>SS</sub> .                                                                                                                                                                                                                                |
| P7 <sub>0</sub> ~P7 <sub>7</sub>    | Input port P7                                    | Input        | Connect to V <sub>SS</sub> .                                                                                                                                                                                                                                |
| P8 <sub>0</sub> ~P8 <sub>7</sub>    | Input port P8                                    | Input        | Connect to V <sub>SS</sub> .                                                                                                                                                                                                                                |

**BASIC FUNCTION BLOCKS**

The M37710E8BXXXFP has the same functions as the M37710M4BXXXFP except for the following:

- (1) The built-in ROM is PROM.
- (2) The ROM size is 60K bytes
- (3) The RAM size is 2048 bytes

Therefore, refer to the section on the M37710M4BXXXFP.

**MEMORY**

The memory map is shown in Figure 1.




Fig. 1 Memory map

# M37710E8BXXXFP M37710E8BFS

PROM VERSION of M37710M8BXXXFP

## EPROM MODE

The M37710E8BXXXFP features an EPROM mode in addition to its normal modes. When the RESET signal level is "L", the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 2 shows the pin connections in the EPROM mode.

The EPROM mode is the 1M mode for the EPROM that is equivalent to the M5M27C101K.

When in the EPROM mode, ports P0, P1, P2, P5<sub>0</sub>, P5<sub>1</sub>, P5<sub>2</sub>, CNV<sub>SS</sub> and BYTE are used for the EPROM (equivalent to

the M5M27C101K). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5M27C101K.

This chip does not have Device Identifier Mode, so that set the corresponding program algorithm. The program area should specify address 11000<sub>16</sub>~1FFFF<sub>16</sub>.

Connect the clock which is either ceramic resonator or external clock to X<sub>IN</sub> pin and X<sub>OUT</sub> pin.




Fig. 2 Pin connection in EPROM mode

Table 1 Pin function in EPROM mode

|                 | M37710E8BXXXFP           | M5M27C101K        |
|-----------------|--------------------------|-------------------|
| $V_{CC}$        | $V_{CC}$                 | $V_{CC}$          |
| $V_{PP}$        | CNV <sub>SS</sub> , BYTE | $V_{PP}$          |
| $V_{SS}$        | $V_{SS}$                 | $V_{SS}$          |
| Address input   | Ports P0, P1             | $A_0 \sim A_{15}$ |
| Data I/O        | Port P2                  | $D_0 \sim D_7$    |
| $\overline{CE}$ | P5 <sub>2</sub>          | $\overline{CE}$   |
| $\overline{OE}$ | P5 <sub>1</sub>          | $\overline{OE}$   |
| PGM             | P5 <sub>0</sub>          | PGM               |



# M37710E8BXXXFP M37710E8BFS

## PROM VERSION of M37710M8BXXXFP

### FUNCTION IN EPROM MODE 1M mode (equivalent to the M5M27C101K)

#### Reading

To read the EPROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level. Input the address of the data ( $A_0 \sim A_{15}$ ) to be read, and the data will be output to the I/O pins  $D_0 \sim D_7$ . The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pins are in the "H" state.

#### Writing

Writing must be performed in 8 bits by a byte program. To write to the EPROM, set the  $\overline{CE}$  pin to a "L" level and the  $\overline{OE}$  pin to a "H" level. The CPU will enter the program mode when 12.5V is applied to the  $V_{PP}$  pin. The address to be written to is selected with pins  $A_0 \sim A_{15}$ , and the data to be written is input to pins  $D_0 \sim D_7$ . Set the  $\overline{PGM}$  pin to a "L" level to being writing.

#### Erasing

To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is  $15 \text{ W} \cdot \text{s}/\text{cm}^2$ .

#### Writing operation

To program the M37710E8BXXXFP, first set  $V_{CC}=6\text{V}$ ,  $V_{PP}=12.5\text{V}$ , and set the address to  $11000_{16}$ . Apply a 0.2ms write pulse, check that the data can be read, and if it cannot be read OK, repeat the procedure, applying a 0.2ms write pulse and checking that the data can be read until it can be read OK. Record the accumulated number of pulse applied (X) before the data can be read OK, and then write the data again, applying a further once this number of pulses ( $0.2 \times X \text{ ms}$ ).

When this series of write operations is complete, increment the address, and continue to repeat the procedure above until the last address has been reached.

Finally, when all addresses have been written, read with  $V_{CC}=V_{PP}=5\text{V}$  (or  $V_{CC}=V_{PP}=5.5\text{V}$ ).

Table 2. I/O signal in each mode

| Pin                | $\overline{CE}$ | $\overline{OE}$ | $\overline{PGM}$ | $V_{PP}$ | $V_{CC}$ | Data I/O |
|--------------------|-----------------|-----------------|------------------|----------|----------|----------|
| Mode               |                 |                 |                  |          |          |          |
| Read-out           | $V_{IL}$        | $V_{IL}$        | X                | 5 V      | 5 V      | Output   |
| Output             | $V_{IL}$        | $V_{IH}$        | X                | 5 V      | 5 V      | Floating |
| Disable            | $V_{IH}$        | X               | X                | 5 V      | 5 V      | Floating |
| Programming        | $V_{IL}$        | $V_{IH}$        | $V_{IL}$         | 12.5V    | 6 V      | Input    |
| Programming Verify | $V_{IL}$        | $V_{IL}$        | $V_{IH}$         | 12.5V    | 6 V      | Output   |
| Program Disable    | $V_{IH}$        | $V_{IH}$        | $V_{IH}$         | 12.5V    | 6 V      | Floating |


Note 1 : An X indicates either  $V_{IL}$  or  $V_{IH}$ .

### Program operation (equivalent to the M5M27C101K)

AC ELECTRICAL CHARACTERISTICS ( $T_a=25 \pm 5^\circ\text{C}$ ,  $V_{CC}=6\text{V} \pm 0.25\text{V}$ ,  $V_{PP}=12.5 \pm 0.3\text{V}$ , unless otherwise noted)

| Symbol    | Parameter                                 | Test conditions | Limits |      |      | Unit          |
|-----------|-------------------------------------------|-----------------|--------|------|------|---------------|
|           |                                           |                 | Min.   | Typ. | Max. |               |
| $t_{AS}$  | Address setup time                        |                 | 2      |      |      | $\mu\text{s}$ |
| $t_{OES}$ | $\overline{OE}$ setup time                |                 | 2      |      |      | $\mu\text{s}$ |
| $t_{DS}$  | Data setup time                           |                 | 2      |      |      | $\mu\text{s}$ |
| $t_{AH}$  | Address hold time                         |                 | 0      |      |      | $\mu\text{s}$ |
| $t_{DH}$  | Data hold time                            |                 | 2      |      |      | $\mu\text{s}$ |
| $t_{DFP}$ | Output enable to output float delay       |                 | 0      |      | 130  | ns            |
| $t_{VCS}$ | $V_{CC}$ setup time                       |                 | 2      |      |      | $\mu\text{s}$ |
| $t_{VPS}$ | $V_{PP}$ setup time                       |                 | 2      |      |      | $\mu\text{s}$ |
| $t_{PW}$  | $\overline{PGM}$ pulse width              |                 | 0.19   | 0.2  | 0.21 | ms            |
| $t_{OPW}$ | $\overline{PGM}$ over program pulse width |                 | 0.19   |      | 5.25 | ms            |
| $t_{CES}$ | $\overline{CE}$ setup time                |                 | 2      |      |      | $\mu\text{s}$ |
| $t_{OE}$  | Data valid from $\overline{OE}$           |                 |        |      | 150  | ns            |

## AC waveforms



Test conditions for A.C. characteristics


Input voltage :  $V_{IL}=0.45V$ ,  $V_{IH}=2.4V$

Input rise and fall times (10%~90%) :  $\leq 20ns$

Reference voltage at timing measurement : Input, Output

"L"=0.8V, "H"=2V

## Programming algorithm flow chart



\*  $4.5V \leq V_{CC}=V_{PP} \leq 5.5V$

## SAFETY INSTRUCTIONS

- (1) Sunlight and fluorescent lamp contain light that can erase written information. When using in read mode, be sure to cover the transparent glass portion with a seal or other materials (ceramic package product).
- (2) Mitsubishi Electric corp. provides the seal for covering the transparent glass. Take care that the seal does not touch the read pins (ceramic package product).
- (3) Clean the transparent glass before erasing. Fingers' fat and paste disturb the passage of ultraviolet rays and may affect badly the erasure capability (ceramic package product).
- (4) A high voltage is used for writing. Take care that over-voltage is not applied. Take care especially at power on.
- (5) The programmable M37710E8BFP that is shipped in blank is also provided. For the M37710E8BFP, Mitsubishi Electric corp. does not perform PROM write test and screening following the assembly processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.

## ADDRESSING MODES

The M37710E8BXXXFP has 28 powerful addressing modes. Refer to the MELPS 7700 addressing mode description for the details of each addressing mode.


## MACHINE INSTRUCTION LIST

The M37710E8BXXXFP has 103 machine instructions. Refer to the MELPS 7700 machine instruction list for details.

## DATA REQUIRED FOR PROM ORDERING

Please send the following data for writing to PROM.

- (1) M37710E8BXXXFP writing to PROM order confirmation form
- (2) 80P6N mark specification form
- (3) ROM data (EPROM 3 sets)



Caution : Never expose to 150 °C exceeding 100 hours.

# M37710E8BXXXFP M37710E8BFS

PROM VERSION of M37710M8BXXXFP

## ABSOLUTE MAXIMUM RATINGS

| Symbol    | Parameter                                                                                                                                                                                                                                                                                                                                                                         | Conditions             | Ratings             | Unit             |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|---------------------|------------------|
| $V_{CC}$  | Supply voltage                                                                                                                                                                                                                                                                                                                                                                    |                        | -0.3~7              | V                |
| $AV_{CC}$ | Analog supply voltage                                                                                                                                                                                                                                                                                                                                                             |                        | -0.3~7              | V                |
| $V_i$     | Input voltage RESET, CNV <sub>SS</sub> , BYTE                                                                                                                                                                                                                                                                                                                                     |                        | -0.3~12( Note 1)    | V                |
| $V_i$     | Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> ,<br>P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> ,<br>P8 <sub>0</sub> ~P8 <sub>7</sub> , V <sub>REF</sub> , X <sub>IN</sub> |                        | -0.3~ $V_{CC}$ +0.3 | V                |
| $V_o$     | Output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> ,<br>P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> ,<br>P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>OUT</sub> , $\bar{E}$      |                        | -0.3~ $V_{CC}$ +0.3 | V                |
| $P_d$     | Power dissipation                                                                                                                                                                                                                                                                                                                                                                 | $T_a=25^\circ\text{C}$ | 300                 | mW               |
| $T_{opr}$ | Operating temperature                                                                                                                                                                                                                                                                                                                                                             |                        | -20~85              | $^\circ\text{C}$ |
| $T_{stg}$ | Storage temperature                                                                                                                                                                                                                                                                                                                                                               |                        | -40~150             | $^\circ\text{C}$ |

Note 1. Input voltage for CNV<sub>SS</sub> and BYTE pins is 13V in writing to PROM.

## RECOMMENDED OPERATING CONDITIONS ( $V_{CC}=5V\pm 10\%$ , $T_a=-20\sim 85^\circ\text{C}$ , unless otherwise noted)

| Symbol         | Parameter                                                                                                                                                                                                                                                                                                                                                        | Limits       |          |               | Unit |
|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|----------|---------------|------|
|                |                                                                                                                                                                                                                                                                                                                                                                  | Min.         | Typ.     | Max.          |      |
| $V_{CC}$       | Supply voltage                                                                                                                                                                                                                                                                                                                                                   | 4.5          | 5.0      | 5.5           | V    |
| $AV_{CC}$      | Analog supply voltage                                                                                                                                                                                                                                                                                                                                            |              | $V_{CC}$ |               | V    |
| $V_{SS}$       | Supply voltage                                                                                                                                                                                                                                                                                                                                                   |              | 0        |               | V    |
| $AV_{SS}$      | Analog supply voltage                                                                                                                                                                                                                                                                                                                                            |              | 0        |               | V    |
| $V_{IH}$       | High-level input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> ,<br>P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> ,<br>P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> ,<br>BYTE                         | 0.8 $V_{CC}$ |          | $V_{CC}$      | V    |
| $V_{IH}$       | High-level input voltage P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub><br>(in single-chip mode)                                                                                                                                                                                                                                            | 0.8 $V_{CC}$ |          | $V_{CC}$      | V    |
| $V_{IH}$       | High-level input voltage P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub><br>(in memory expansion mode and<br>microprocessor mode)                                                                                                                                                                                                            | 0.5 $V_{CC}$ |          | $V_{CC}$      | V    |
| $V_{IL}$       | Low-level input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> ,<br>P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> ,<br>P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> ,<br>BYTE                          | 0            |          | 0.2 $V_{CC}$  | V    |
| $V_{IL}$       | Low-level input voltage P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub><br>(in single-chip mode)                                                                                                                                                                                                                                             | 0            |          | 0.2 $V_{CC}$  | V    |
| $V_{IL}$       | Low-level input voltage P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub><br>(in memory expansion mode and<br>microprocessor mode)                                                                                                                                                                                                             | 0            |          | 0.16 $V_{CC}$ | V    |
| $I_{OH(peak)}$ | High-level peak output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> ,<br>P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> ,<br>P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>    |              |          | -10           | mA   |
| $I_{OH(avg)}$  | High-level average output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> ,<br>P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> ,<br>P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> |              |          | -5            | mA   |
| $I_{OL(peak)}$ | Low-level peak output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> ,<br>P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> ,<br>P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>     |              |          | 10            | mA   |
| $I_{OL(avg)}$  | Low-level average output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> ,<br>P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> ,<br>P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>  |              |          | 5             | mA   |
| $f(X_{IN})$    | External clock frequency input                                                                                                                                                                                                                                                                                                                                   |              |          | 25            | MHz  |

Note 2. Average output current is the average value of a 100ms interval.

- The sum of  $I_{OL(peak)}$  for ports P0, P1, P2, P3, and P8 must be 80mA or less,  
the sum of  $I_{OH(peak)}$  for ports P0, P1, P2, P3, and P8 must be 80mA or less,  
the sum of  $I_{OL(peak)}$  for ports P4, P5, P6, and P7 must be 80mA or less,  
and the sum of  $I_{OH(peak)}$  for ports P4, P5, P6, and P7 must be 80mA or less.

**MITSUBISHI MICROCOMPUTERS**  
**M37710E8BXXXFP**  
**M37710E8BFS**

**PROM VERSION of M37710M8BXXXFP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=25MHz$ , unless otherwise noted)

| Symbol            | Parameter                                                                                                                                                                                                                      | Test conditions                                                                       | Limits                                     |      |      | Unit    |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|--------------------------------------------|------|------|---------|
|                   |                                                                                                                                                                                                                                |                                                                                       | Min.                                       | Typ. | Max. |         |
| $V_{OH}$          | High-level output voltage $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0, P3_1, P3_3, P4_0 \sim P4_7, P5_0 \sim P5_7, P6_0 \sim P6_7, P7_0 \sim P7_7, P8_0 \sim P8_7$                                                   | $I_{OH} = -10mA$                                                                      | 3                                          |      |      | V       |
| $V_{OH}$          | High-level output voltage $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0, P3_1, P3_3$                                                                                                                                   | $I_{OH} = -400\mu A$                                                                  | 4.7                                        |      |      | V       |
| $V_{OH}$          | High-level output voltage $P3_2$                                                                                                                                                                                               | $I_{OH} = -10mA$                                                                      | 3.1                                        |      |      | V       |
|                   |                                                                                                                                                                                                                                | $I_{OH} = -400\mu A$                                                                  | 4.8                                        |      |      |         |
| $V_{OH}$          | High-level output voltage $\bar{E}$                                                                                                                                                                                            | $I_{OH} = -10mA$                                                                      | 3.4                                        |      |      | V       |
|                   |                                                                                                                                                                                                                                | $I_{OH} = -400\mu A$                                                                  | 4.8                                        |      |      |         |
| $V_{OL}$          | Low-level output voltage $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0, P3_1, P3_3, P4_0 \sim P4_7, P5_0 \sim P5_7, P6_0 \sim P6_7, P7_0 \sim P7_7, P8_0 \sim P8_7$                                                    | $I_{OL} = 10mA$                                                                       |                                            |      | 2    | V       |
| $V_{OL}$          | Low-level output voltage $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0, P3_1, P3_3$                                                                                                                                    | $I_{OL} = 2mA$                                                                        |                                            |      | 0.45 | V       |
| $V_{OL}$          | Low-level output voltage $P3_2$                                                                                                                                                                                                | $I_{OL} = 10mA$                                                                       |                                            |      | 1.9  | V       |
|                   |                                                                                                                                                                                                                                | $I_{OL} = 2mA$                                                                        |                                            |      | 0.43 |         |
| $V_{OL}$          | Low-level output voltage $\bar{E}$                                                                                                                                                                                             | $I_{OL} = 10mA$                                                                       |                                            |      | 1.6  | V       |
|                   |                                                                                                                                                                                                                                | $I_{OL} = 2mA$                                                                        |                                            |      | 0.4  |         |
| $V_{T+} - V_{T-}$ | Hysteresis $\overline{HOLD}, RDY, TA0_{IN} \sim TA4_{IN}, TB0_{IN} \sim TB2_{IN}, INT_0 \sim INT_2, AD_{TRG}, CTS_0, CTS_1, CLK_0, CLK_1$                                                                                      |                                                                                       | 0.4                                        |      | 1    | V       |
| $V_{T+} - V_{T-}$ | Hysteresis $\overline{RESET}$                                                                                                                                                                                                  |                                                                                       | 0.2                                        |      | 0.5  | V       |
| $V_{T+} - V_{T-}$ | Hysteresis $X_{IN}$                                                                                                                                                                                                            |                                                                                       | 0.1                                        |      | 0.3  | V       |
| $I_{IH}$          | High-level input current $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0 \sim P3_3, P4_0 \sim P4_7, P5_0 \sim P5_7, P6_0 \sim P6_7, P7_0 \sim P7_7, P8_0 \sim P8_7, X_{IN}, \overline{RESET}, CNV_{SS}, \overline{BYTE}$ | $V_i = 5V$                                                                            |                                            |      | 5    | $\mu A$ |
| $I_{iL}$          | Low-level input current $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0 \sim P3_3, P4_0 \sim P4_7, P5_0 \sim P5_7, P6_0 \sim P6_7, P7_0 \sim P7_7, P8_0 \sim P8_7, X_{IN}, \overline{RESET}, CNV_{SS}, \overline{BYTE}$  | $V_i = 0V$                                                                            |                                            |      | -5   | $\mu A$ |
| $V_{RAM}$         | RAM hold voltage                                                                                                                                                                                                               | When clock is stopped.                                                                | 2                                          |      |      | V       |
| $I_{CC}$          | Power supply current                                                                                                                                                                                                           | In single-chip mode output only pin is open and other pins are $V_{SS}$ during reset. | $f(X_{IN}) = 25MHz$ , square waveform      | 19   | 38   | $\mu A$ |
|                   |                                                                                                                                                                                                                                |                                                                                       | $T_a = 25^{\circ}C$ when clock is stopped. |      | 1    |         |
|                   |                                                                                                                                                                                                                                |                                                                                       | $T_a = 85^{\circ}C$ when clock is stopped. |      | 20   |         |

# M37710E8BXXXFP

## M37710E8BFS

PROM VERSION of M37710M8BXXXFP

### A-D CONVERTER CHARACTERISTICS (V<sub>CC</sub>=AV<sub>CC</sub>=5V, V<sub>SS</sub>=AV<sub>SS</sub>=0V, T<sub>a</sub>=25°C, f(X<sub>IN</sub>)=25MHz, unless otherwise noted)

| Symbol              | Parameter            | Test conditions                   | Limits |      |                  | Unit |
|---------------------|----------------------|-----------------------------------|--------|------|------------------|------|
|                     |                      |                                   | Min.   | Typ. | Max.             |      |
| —                   | Resolution           | V <sub>REF</sub> =V <sub>CC</sub> |        |      | 10               | Bits |
| —                   | Absolute accuracy    | V <sub>REF</sub> =V <sub>CC</sub> |        |      | ±3               | LSB  |
| R <sub>LADDER</sub> | Ladder resistance    | V <sub>REF</sub> =V <sub>CC</sub> | 5      |      | 20               | kΩ   |
| t <sub>CONV</sub>   | Conversion time      |                                   | 9.44   |      |                  | μs   |
| V <sub>REF</sub>    | Reference voltage    |                                   | 2      |      | V <sub>CC</sub>  | V    |
| V <sub>IA</sub>     | Analog input voltage |                                   | 0      |      | V <sub>REF</sub> | V    |

### D-A CONVERTER CHARACTERISTICS (V<sub>CC</sub>=5V, V<sub>SS</sub>=AV<sub>SS</sub>=0V, T<sub>a</sub>=25°C, f(X<sub>IN</sub>)=25MHz, unless otherwise noted)

| Symbol            | Parameter                     | Test conditions | Limits |      |      | Unit |
|-------------------|-------------------------------|-----------------|--------|------|------|------|
|                   |                               |                 | Min.   | Typ. | Max. |      |
| —                 | Resolution                    |                 |        |      | 8    | Bits |
| —                 | Absolute accuracy             |                 |        |      | 1.0  | %    |
| t <sub>SU</sub>   | Set time                      |                 |        |      | 3    | μs   |
| R <sub>O</sub>    | Output resistance             |                 | 1      | 2.5  | 4    | kΩ   |
| I <sub>VREF</sub> | Reference power input current | (Note 1)        |        |      | 3.2  | mA   |

Note 1. One D-A converter is used, and the value of D-A register for unused D-A converter is "00<sub>16</sub>"  
Current that flows to the ladder resistance of A-D converter is excluded.

**TIMING REQUIREMENTS** ( $V_{CC}=5V\pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=25MHz$ , unless otherwise noted)

**External clock input**

| Symbol     | Parameter                                   | Limits |      | Unit |
|------------|---------------------------------------------|--------|------|------|
|            |                                             | Min.   | Max. |      |
| $t_C$      | External clock input cycle time             | 40     |      | ns   |
| $t_{W(H)}$ | External clock input high-level pulse width | 15     |      | ns   |
| $t_{W(L)}$ | External clock input low-level pulse width  | 15     |      | ns   |
| $t_r$      | External clock rise time                    |        | 8    | ns   |
| $t_f$      | External clock fall time                    |        | 8    | ns   |

**Single-chip mode**

| Symbol          | Parameter                | Limits |      | Unit |
|-----------------|--------------------------|--------|------|------|
|                 |                          | Min.   | Max. |      |
| $t_{SU}(P0D-E)$ | Port P0 input setup time | 60     |      | ns   |
| $t_{SU}(P1D-E)$ | Port P1 input setup time | 60     |      | ns   |
| $t_{SU}(P2D-E)$ | Port P2 input setup time | 60     |      | ns   |
| $t_{SU}(P3D-E)$ | Port P3 input setup time | 60     |      | ns   |
| $t_{SU}(P4D-E)$ | Port P4 input setup time | 60     |      | ns   |
| $t_{SU}(P5D-E)$ | Port P5 input setup time | 60     |      | ns   |
| $t_{SU}(P6D-E)$ | Port P6 input setup time | 60     |      | ns   |
| $t_{SU}(P7D-E)$ | Port P7 input setup time | 60     |      | ns   |
| $t_{SU}(P8D-E)$ | Port P8 input setup time | 60     |      | ns   |
| $t_{H}(E-P0D)$  | Port P0 input hold time  | 0      |      | ns   |
| $t_{H}(E-P1D)$  | Port P1 input hold time  | 0      |      | ns   |
| $t_{H}(E-P2D)$  | Port P2 input hold time  | 0      |      | ns   |
| $t_{H}(E-P3D)$  | Port P3 input hold time  | 0      |      | ns   |
| $t_{H}(E-P4D)$  | Port P4 input hold time  | 0      |      | ns   |
| $t_{H}(E-P5D)$  | Port P5 input hold time  | 0      |      | ns   |
| $t_{H}(E-P6D)$  | Port P6 input hold time  | 0      |      | ns   |
| $t_{H}(E-P7D)$  | Port P7 input hold time  | 0      |      | ns   |
| $t_{H}(E-P8D)$  | Port P8 input hold time  | 0      |      | ns   |

**Memory expansion mode and microprocessor mode**

| Symbol                | Parameter                | Limits |      | Unit |
|-----------------------|--------------------------|--------|------|------|
|                       |                          | Min.   | Max. |      |
| $t_{SU}(P1D-E)$       | Port P1 input setup time | 30     |      | ns   |
| $t_{SU}(P2D-E)$       | Port P2 input setup time | 30     |      | ns   |
| $t_{SU}(RDY-\phi_1)$  | RDY input setup time     | 55     |      | ns   |
| $t_{SU}(HOLD-\phi_1)$ | HOLD input setup time    | 55     |      | ns   |
| $t_{H}(E-P1D)$        | Port P1 input hold time  | 0      |      | ns   |
| $t_{H}(E-P2D)$        | Port P2 input hold time  | 0      |      | ns   |
| $t_{H}(\phi_1-RDY)$   | RDY input hold time      | 0      |      | ns   |
| $t_{H}(\phi_1-HOLD)$  | HOLD input hold time     | 0      |      | ns   |

**Timer A input** (Count input in event counter mode)

| Symbol       | Parameter                                     | Limits |      | Unit |
|--------------|-----------------------------------------------|--------|------|------|
|              |                                               | Min.   | Max. |      |
| $t_{C(TA)}$  | TA <sub>IN</sub> input cycle time             | 80     |      | ns   |
| $t_{W(TAH)}$ | TA <sub>IN</sub> input high-level pulse width | 40     |      | ns   |
| $t_{W(TAL)}$ | TA <sub>IN</sub> input low-level pulse width  | 40     |      | ns   |

**Timer A input** (Gating input in timer mode)

| Symbol       | Parameter                                     | Limits |      | Unit |
|--------------|-----------------------------------------------|--------|------|------|
|              |                                               | Min.   | Max. |      |
| $t_{C(TA)}$  | TA <sub>IN</sub> input cycle time             | 320    |      | ns   |
| $t_{W(TAH)}$ | TA <sub>IN</sub> input high-level pulse width | 160    |      | ns   |
| $t_{W(TAL)}$ | TA <sub>IN</sub> input low-level pulse width  | 160    |      | ns   |

**Timer A input** (External trigger input in one-shot pulse mode)

| Symbol       | Parameter                                     | Limits |      | Unit |
|--------------|-----------------------------------------------|--------|------|------|
|              |                                               | Min.   | Max. |      |
| $t_{C(TA)}$  | TA <sub>IN</sub> input cycle time             | 160    |      | ns   |
| $t_{W(TAH)}$ | TA <sub>IN</sub> input high-level pulse width | 80     |      | ns   |
| $t_{W(TAL)}$ | TA <sub>IN</sub> input low-level pulse width  | 80     |      | ns   |

**Timer A input** (External trigger input in pulse width modulation mode)

| Symbol       | Parameter                                     | Limits |      | Unit |
|--------------|-----------------------------------------------|--------|------|------|
|              |                                               | Min.   | Max. |      |
| $t_{W(TAH)}$ | TA <sub>IN</sub> input high-level pulse width | 80     |      | ns   |
| $t_{W(TAL)}$ | TA <sub>IN</sub> input low-level pulse width  | 80     |      | ns   |

**Timer A input** (Up-down input in event counter mode)

| Symbol           | Parameter                                      | Limits |      | Unit |
|------------------|------------------------------------------------|--------|------|------|
|                  |                                                | Min.   | Max. |      |
| $t_{C(UP)}$      | TA <sub>OUT</sub> input cycle time             | 2000   |      | ns   |
| $t_{W(UPH)}$     | TA <sub>OUT</sub> input high-level pulse width | 1000   |      | ns   |
| $t_{W(UPL)}$     | TA <sub>OUT</sub> input low-level pulse width  | 1000   |      | ns   |
| $t_{SU(UP-TIN)}$ | TA <sub>OUT</sub> input setup time             | 400    |      | ns   |
| $t_{H(TIN-UP)}$  | TA <sub>OUT</sub> input hold time              | 400    |      | ns   |



**Timer B input** (Count input in event counter mode)

| Symbol       | Parameter                                                        | Limits |      | Unit |
|--------------|------------------------------------------------------------------|--------|------|------|
|              |                                                                  | Min.   | Max. |      |
| $t_{C(TB)}$  | TB <sub>IN</sub> input cycle time (one edge count)               | 80     |      | ns   |
| $t_{W(TBH)}$ | TB <sub>IN</sub> input high-level pulse width (one edge count)   | 40     |      | ns   |
| $t_{W(TBL)}$ | TB <sub>IN</sub> input low-level pulse width (one edge count)    | 40     |      | ns   |
| $t_{C(TB)}$  | TB <sub>IN</sub> input cycle time (both edges count)             | 160    |      | ns   |
| $t_{W(TBH)}$ | TB <sub>IN</sub> input high-level pulse width (both edges count) | 80     |      | ns   |
| $t_{W(TBL)}$ | TB <sub>IN</sub> input low-level pulse width (both edges count)  | 80     |      | ns   |

**Timer B input** (Pulse period measurement mode)

| Symbol       | Parameter                                     | Limits |      | Unit |
|--------------|-----------------------------------------------|--------|------|------|
|              |                                               | Min.   | Max. |      |
| $t_{C(TB)}$  | TB <sub>IN</sub> input cycle time             | 320    |      | ns   |
| $t_{W(TBH)}$ | TB <sub>IN</sub> input high-level pulse width | 160    |      | ns   |
| $t_{W(TBL)}$ | TB <sub>IN</sub> input low-level pulse width  | 160    |      | ns   |

**Timer B input** (Pulse width measurement mode)

| Symbol       | Parameter                                     | Limits |      | Unit |
|--------------|-----------------------------------------------|--------|------|------|
|              |                                               | Min.   | Max. |      |
| $t_{C(TB)}$  | TB <sub>IN</sub> input cycle time             | 320    |      | ns   |
| $t_{W(TBH)}$ | TB <sub>IN</sub> input high-level pulse width | 160    |      | ns   |
| $t_{W(TBL)}$ | TB <sub>IN</sub> input low-level pulse width  | 160    |      | ns   |

**A-D trigger input**

| Symbol       | Parameter                                                      | Limits |      | Unit |
|--------------|----------------------------------------------------------------|--------|------|------|
|              |                                                                | Min.   | Max. |      |
| $t_{C(AD)}$  | AD <sub>TRG</sub> input cycle time (minimum allowable trigger) | 1000   |      | ns   |
| $t_{W(ADL)}$ | AD <sub>TRG</sub> input low-level pulse width                  | 125    |      | ns   |

**Serial I/O**

| Symbol        | Parameter                                     | Limits |      | Unit |
|---------------|-----------------------------------------------|--------|------|------|
|               |                                               | Min.   | Max. |      |
| $t_{C(CLK)}$  | CLK <sub>i</sub> input cycle time             | 200    |      | ns   |
| $t_{W(CLKH)}$ | CLK <sub>i</sub> input high-level pulse width | 100    |      | ns   |
| $t_{W(CLKL)}$ | CLK <sub>i</sub> input low-level pulse width  | 100    |      | ns   |
| $t_{d(C-D)}$  | TxD <sub>i</sub> output delay time            |        | 80   | ns   |
| $t_{h(C-D)}$  | TxD <sub>i</sub> hold time                    | 0      |      | ns   |
| $t_{SU(D-C)}$ | RxD <sub>i</sub> input setup time             | 30     |      | ns   |
| $t_{h(C-D)}$  | RxD <sub>i</sub> input hold time              | 90     |      | ns   |

**External interrupt INT<sub>i</sub> input**

| Symbol       | Parameter                                     | Limits |      | Unit |
|--------------|-----------------------------------------------|--------|------|------|
|              |                                               | Min.   | Max. |      |
| $t_{W(INH)}$ | INT <sub>i</sub> input high-level pulse width | 250    |      | ns   |
| $t_{W(INL)}$ | INT <sub>i</sub> input low-level pulse width  | 250    |      | ns   |

**SWITCHING CHARACTERISTICS** ( $V_{CC}=5V\pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=25MHz$ , unless otherwise noted)

**Single-chip mode**

| Symbol         | Parameter                      | Test conditions | Limits |      | Unit |
|----------------|--------------------------------|-----------------|--------|------|------|
|                |                                |                 | Min.   | Max. |      |
| $t_{d(E-P0Q)}$ | Port P0 data output delay time | Fig. 3          |        | 80   | ns   |
| $t_{d(E-P1Q)}$ | Port P1 data output delay time |                 |        | 80   | ns   |
| $t_{d(E-P2Q)}$ | Port P2 data output delay time |                 |        | 80   | ns   |
| $t_{d(E-P3Q)}$ | Port P3 data output delay time |                 |        | 80   | ns   |
| $t_{d(E-P4Q)}$ | Port P4 data output delay time |                 |        | 80   | ns   |
| $t_{d(E-P5Q)}$ | Port P5 data output delay time |                 |        | 80   | ns   |
| $t_{d(E-P6Q)}$ | Port P6 data output delay time |                 |        | 80   | ns   |
| $t_{d(E-P7Q)}$ | Port P7 data output delay time |                 |        | 80   | ns   |
| $t_{d(E-P8Q)}$ | Port P8 data output delay time |                 |        | 80   | ns   |

**Memory expansion mode and microprocessor mode** (when wait bit = "1")

| Symbol               | Parameter                                      | Test conditions | Limits |      | Unit |
|----------------------|------------------------------------------------|-----------------|--------|------|------|
|                      |                                                |                 | Min.   | Max. |      |
| $t_{d(P0A-E)}$       | Port P0 address output delay time              | Fig. 3          | 12     |      | ns   |
| $t_{d(E-P1Q)}$       | Port P1 data output delay time (BYTE="L")      |                 |        | 45   | ns   |
| $tpxz(E-P1Z)$        | Port P1 floating start delay time (BYTE="L")   |                 |        | 5    | ns   |
| $t_{d(P1A-E)}$       | Port P1 address output delay time              |                 | 12     |      | ns   |
| $t_{d(P1A-ALE)}$     | Port P1 address output delay time              |                 | 5      |      | ns   |
| $t_{d(E-P2Q)}$       | Port P2 data output delay time                 |                 |        | 45   | ns   |
| $tpxz(E-P2Z)$        | Port P2 floating start delay time              |                 |        | 5    | ns   |
| $t_{d(P2A-E)}$       | Port P2 address output delay time              |                 | 12     |      | ns   |
| $t_{d(P2A-ALE)}$     | Port P2 address output delay time              |                 | 5      |      | ns   |
| $t_{d(\phi_1-HLDA)}$ | HLDA output delay time                         |                 |        | 50   | ns   |
| $t_{d(ALE-E)}$       | ALE output delay time                          |                 | 4      |      | ns   |
| $t_w(ALE)$           | ALE pulse width                                |                 | 22     |      | ns   |
| $t_{d(BHE-E)}$       | BHE output delay time                          |                 | 20     |      | ns   |
| $t_{d(R/W-E)}$       | R/W output delay time                          |                 | 20     |      | ns   |
| $t_{d(E-\phi_1)}$    | $\phi_1$ output delay time                     |                 | 0      | 18   | ns   |
| $t_h(E-P0A)$         | Port P0 address hold time                      |                 | 25     |      | ns   |
| $t_h(ALE-P1A)$       | Port P1 address hold time (BYTE="L")           |                 | 9      |      | ns   |
| $t_h(E-P1Q)$         | Port P1 data hold time (BYTE="L")              |                 | 25     |      | ns   |
| $tpzx(E-P1Z)$        | Port P1 floating release delay time (BYTE="L") |                 | 25     |      | ns   |
| $t_h(E-P1A)$         | Port P1 address hold time (BYTE="H")           |                 | 25     |      | ns   |
| $t_h(ALE-P2A)$       | Port P2 address hold time                      |                 | 9      |      | ns   |
| $t_h(E-P2Q)$         | Port P2 data hold time                         |                 | 25     |      | ns   |
| $tpzx(E-P2Z)$        | Port P2 floating release delay time            |                 | 25     |      | ns   |
| $t_h(E-BHE)$         | BHE hold time                                  |                 | 18     |      | ns   |
| $t_h(E-R/W)$         | R/W hold time                                  |                 | 18     |      | ns   |
| $t_w(EL)$            | $\bar{E}$ pulse width                          |                 | 50     |      | ns   |

## Memory expansion mode and microprocessor mode

(when wait bit = "0", wait selection bit = "1", and external memory area is accessed)

| Symbol             | Parameter                                      | Test conditions | Limits |      | Unit |
|--------------------|------------------------------------------------|-----------------|--------|------|------|
|                    |                                                |                 | Min.   | Max. |      |
| $t_d(P0A-E)$       | Port P0 address output delay time              | Fig. 3          | 12     |      | ns   |
| $t_d(E-P1Q)$       | Port P1 data output delay time (BYTE="L")      |                 |        | 45   | ns   |
| $tpxz(E-P1Z)$      | Port P1 floating start delay time (BYTE="L")   |                 |        | 5    | ns   |
| $t_d(P1A-E)$       | Port P1 address output delay time              |                 | 12     |      | ns   |
| $t_d(P1A-ALE)$     | Port P1 address output delay time              |                 | 5      |      | ns   |
| $t_d(E-P2Q)$       | Port P2 data output delay time                 |                 |        | 45   | ns   |
| $tpxz(E-P2Z)$      | Port P2 floating start delay time              |                 |        | 5    | ns   |
| $t_d(P2A-E)$       | Port P2 address output delay time              |                 | 12     |      | ns   |
| $t_d(P2A-ALE)$     | Port P2 address output delay time              |                 | 5      |      | ns   |
| $t_d(\phi_1-HLDA)$ | HLDA output delay time                         |                 |        | 50   | ns   |
| $t_d(ALE-E)$       | ALE output delay time                          |                 | 4      |      | ns   |
| $t_w(ALE)$         | ALE pulse width                                |                 | 22     |      | ns   |
| $t_d(BHE-E)$       | BHE output delay time                          |                 | 20     |      | ns   |
| $t_d(R/W-E)$       | R/W output delay time                          |                 | 20     |      | ns   |
| $t_d(E-\phi_1)$    | $\phi_1$ output delay time                     |                 | 0      | 18   | ns   |
| $t_h(E-P0A)$       | Port P0 address hold time                      |                 | 25     |      | ns   |
| $t_h(ALE-P1A)$     | Port P1 address hold time (BYTE="L")           |                 | 9      |      | ns   |
| $t_h(E-P1Q)$       | Port P1 data hold time (BYTE="L")              |                 | 25     |      | ns   |
| $tpzx(E-P1Z)$      | Port P1 floating release delay time (BYTE="L") |                 | 25     |      | ns   |
| $t_h(E-P1A)$       | Port P1 address hold time (BYTE="H")           |                 | 25     |      | ns   |
| $t_h(ALE-P2A)$     | Port P2 address hold time                      |                 | 9      |      | ns   |
| $t_h(E-P2Q)$       | Port P2 data hold time                         |                 | 25     |      | ns   |
| $tpzx(E-P2Z)$      | Port P2 floating release delay time            |                 | 25     |      | ns   |
| $t_h(E-BHE)$       | BHE hold time                                  |                 | 18     |      | ns   |
| $t_h(E-R/W)$       | R/W hold time                                  |                 | 18     |      | ns   |
| $t_w(EL)$          | E pulse width                                  |                 | 130    |      | ns   |

Memory expansion mode and microprocessor mode

(when wait bit = "0", wait selection bit = "0", and external memory area is accessed)

| Symbol               | Parameter                                      | Test conditions | Limits |      | Unit |
|----------------------|------------------------------------------------|-----------------|--------|------|------|
|                      |                                                |                 | Min.   | Max. |      |
| $t_{d(P0A-E)}$       | Port P0 address output delay time              | Fig. 3          | 92     |      | ns   |
| $t_{d(E-P1Q)}$       | Port P1 data output delay time (BYTE="L")      |                 |        | 45   | ns   |
| $tp_{xZ(E-P1Z)}$     | Port P1 floating start delay time (BYTE="L")   |                 |        | 5    | ns   |
| $t_{d(P1A-E)}$       | Port P1 address output delay time              |                 | 92     |      | ns   |
| $t_{d(P1A-ALE)}$     | Port P1 address output delay time              |                 | 70     |      | ns   |
| $t_{d(E-P2Q)}$       | Port P2 data output delay time                 |                 |        | 45   | ns   |
| $tp_{xZ(E-P2Z)}$     | Port P2 floating start delay time              |                 |        | 5    | ns   |
| $t_{d(P2A-E)}$       | Port P2 address output delay time              |                 | 92     |      | ns   |
| $t_{d(P2A-ALE)}$     | Port P2 address output delay time              |                 | 70     |      | ns   |
| $t_{d(\phi_1-HLDA)}$ | HLDA output delay time                         |                 |        | 50   | ns   |
| $t_{d(ALE-E)}$       | ALE output delay time                          |                 | 15     |      | ns   |
| $t_{w(ALE)}$         | ALE pulse width                                |                 | 62     |      | ns   |
| $t_{d(BHE-E)}$       | BHE output delay time                          |                 | 100    |      | ns   |
| $t_{d(R/W-E)}$       | R/W output delay time                          |                 | 100    |      | ns   |
| $t_{d(E-\phi_1)}$    | $\phi_1$ output delay time                     |                 | 0      | 18   | ns   |
| $t_{h(E-P0A)}$       | Port P0 address hold time (BYTE="L")           |                 | 25     |      | ns   |
| $t_{h(ALE-P1A)}$     | Port P1 address hold time (BYTE="L")           |                 | 20     |      | ns   |
| $t_{h(E-P1Q)}$       | Port P1 data hold time (BYTE="L")              |                 | 25     |      | ns   |
| $tp_{zX(E-P1Z)}$     | Port P1 floating release delay time (BYTE="L") |                 | 25     |      | ns   |
| $t_{h(E-P1A)}$       | Port P1 address hold time (BYTE="H")           |                 | 25     |      | ns   |
| $t_{h(ALE-P2A)}$     | Port P2 address hold time                      |                 | 20     |      | ns   |
| $t_{h(E-P2Q)}$       | Port P2 data hold time                         |                 | 25     |      | ns   |
| $tp_{zX(E-P2Z)}$     | Port P2 floating release delay time            |                 | 25     |      | ns   |
| $t_{h(E-BHE)}$       | BHE hold time                                  |                 | 18     |      | ns   |
| $t_{h(E-R/W)}$       | R/W hold time                                  |                 | 18     |      | ns   |
| $t_{w(EL)}$          | E pulse width                                  |                 | 130    |      | ns   |






Fig. 3 Testing circuit for ports P0~P8,  $\phi_1$


**TIMING DIAGRAM**  
Single-chip mode






**Memory expansion mode and microprocessor mode**


(When wait bit = "1")



(When wait bit = "0")



(When wait bit = "1" or "0" in common)




**Test conditions**

- $V_{CC} = 5V \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0V$ ,  $V_{IH} = 4.0V$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$

**MITSUBISHI MICROCOMPUTERS**  
**M37710E8BXXXFP**  
**M37710E8BFS**

**PROM VERSION of M37710M8BXXXFP**

Memory expansion mode and microprocessor mode (When wait bit="1")




Test conditions

- $V_{CC}=5V \pm 10\%$
- Output timing voltage :  $V_{OL}=0.8V$ ,  $V_{OH}=2.0V$
- Ports P1, P2 input :  $V_{IL}=0.8V$ ,  $V_{IH}=2.5V$



### Memory expansion mode and microprocessor mode

(When wait bit = "0", wait selection bit = "1", and external memory area is accessed)




#### Test conditions

- $V_{CC} = 5V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$
- Ports P1, P2 input :  $V_{IL} = 0.8V$ ,  $V_{IH} = 2.5V$

Memory expansion mode and microprocessor mode

(When wait bit = "0", wait selection bit = "0", and external memory area is accessed)



Test conditions

- $V_{CC}=5V \pm 10\%$
- Output timing voltage :  $V_{OL}=0.8V$ ,  $V_{OH}=2.0V$
- Ports P1, P2 input :  $V_{IL}=0.8V$ ,  $V_{IH}=2.5V$