

74F322

Octal Serial/Parallel Register with Sign Extend

General Description

The 74F322 is an 8-bit shift register with provision for either serial or parallel loading and with 3-STATE parallel outputs plus a bi-state serial output. Parallel data inputs and parallel outputs are multiplexed to minimize pin count. State changes are initiated by the rising edge of the clock. Four synchronous modes of operation are possible: hold (store), shift right with serial entry, shift right with sign extend and

parallel load. An asynchronous Master Reset ($\overline{MR}$) input overrides clocked operation and clears the register.

Features



- Multiplexed parallel I/O ports
- Separate serial input and output
- Sign extend function
- 3-STATE outputs for bus applications

Ordering Code:


Order Number	Package Number	Package Description
74F322PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
$\overline{RE}$	Register Enable Input (Active LOW)	1.0/1.0	20 μA /–0.6 mA
$S/\overline{P}$	Serial (HIGH) or Parallel (LOW) Mode Control Input	1.0/1.0	20 μA /–0.6 mA
$\overline{SE}$	Sign Extend Input (Active LOW)	1.0/3.0	20 μA /–1.8 mA
S	Serial Data Select Input	1.0/2.0	20 μA /–1.2 mA
D_0, D_1	Serial Data Inputs	1.0/1.0	20 μA /–0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA /–0.6 mA
$\overline{MR}$	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 μA /–0.6 mA
$\overline{OE}$	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 μA /–0.6 mA
Q_0	Bi-State Serial Output	50/33.3	–1 mA/–20 mA
I/O_0 – I/O_7	Multiplexed Parallel Data Inputs or 3-STATE Parallel Data Outputs	3.5/1.083 150/40 (33.3)	70 μA /–0.65 mA –3 mA/24 mA (20 mA)

Functional Description

The 74F322 contains eight D-type edge triggered flip-flops and the interstage gating required to perform right shift and the intrastage gating necessary for hold and synchronous parallel load operations. A LOW signal on $\overline{RE}$ enables shifting or parallel loading, while a HIGH signal enables the hold mode. A HIGH signal on $S/\overline{P}$ enables shift right, while a LOW signal disables the 3-STATE output buffers and enables parallel loading. In the shift right mode a HIGH sig-

nal on $\overline{SE}$ enables serial entry from either D_0 or D_1 , as determined by the S input. A LOW signal on $\overline{SE}$ enables shift right but Q_7 reloads its contents, thus performing the sign extend function required for the 74F384 Twos Complement Multiplier. A HIGH signal on $\overline{OE}$ disables the 3-STATE output buffers, regardless of the other control inputs. In this condition the shifting and loading operations can still be performed.

Mode Select Table

Mode	Inputs							Outputs								Q_0
	$\overline{MR}$	$\overline{RE}$	$S/\overline{P}$	$\overline{SE}$	S	$\overline{OE}$ (Note 1)	CP	I/O_7	I/O_6	I/O_5	I/O_4	I/O_3	I/O_2	I/O_1	I/O_0	
Clear	L	X	X	X	X	L	X	L	L	L	L	L	L	L	L	L
	L	X	X	X	X	H	X	Z	Z	Z	Z	Z	Z	Z	Z	L
Parallel Load	H	L	L	X	X	X	↗	I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	I_0
Shift	H	L	H	H	L	L	↗	D_0	O_7	O_6	O_5	O_4	O_3	O_2	O_1	O_1
Right	H	L	H	H	H	L	↗	D_1	O_7	O_6	O_5	O_4	O_3	O_2	O_1	O_1
Sign Extend	H	L	H	L	X	L	↗	O_7	O_7	O_6	O_5	O_4	O_3	O_2	O_1	O_1
Hold	H	H	X	X	X	L	↗	NC	NC	NC	NC	NC	NC	NC	NC	NC

H = HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance Output State

↗ = LOW-to-HIGH Transition

NC = No Change


Note: I_7 – I_0 = The level of the steady-state input at the respective I/O terminal is loaded into the flip-flop while the flip-flop outputs (except Q_0) are isolated from the I/O terminal.

Note: D_0, D_1 = The level of the steady-state inputs to the serial multiplexer input.

Note: O_7 – O_0 = The level of the respective Q_n flip-flop prior to the last Clock LOW-to-HIGH transition.

Note 1: When the $\overline{OE}$ input is HIGH all I/O_n terminals are at the high impedance state; sequential operation or clearing of the register is not affected.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +150°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 3)	−0.5V to +7.0V
Input Current (Note 3)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	−0.5V to V _{CC}
3-STATE Output	−0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	10% V _{CC} 10% V _{CC} 5% V _{CC} 5% V _{CC}	2.5 2.4 2.7 2.7		V	Min	I _{OH} = −1 mA (Q ₀ , I/O _n) I _{OH} = −3 mA (I/O _n) I _{OH} = −1 mA (Q ₀ , I/O _n) I _{OH} = −3 mA (I/O _n)
V _{OL}	Output LOW Voltage	10% V _{CC} 10% V _{CC}		0.5 0.5	V	Min	I _{OL} = 20 mA (Q ₀) I _{OL} = 24 mA (I/O _n)
I _{IH}	Input HIGH Current			5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			7.0	μA	Max	V _{IN} = 7.0V (Non-I/O Inputs)
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)			0.5	mA	Max	V _{IN} = 5.5V (I/O _n)
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current			3.75	μA	0.0	V _{ID} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			−0.6 −1.2 −1.8	mA mA mA	Max Max Max	V _{IN} = 0.5V (RE, S/P, D _n , CP, MR, OE) V _{IN} = 0.5V (S) V _{IN} = 0.5V (SE)
I _{IH} + I _{OZH}	Output Leakage Current			70	μA	Max	V _{I/O} = 2.7V (I/O _n)
I _{IL} + I _{OZL}	Output Leakage Current			−650	μA	Max	V _{I/O} = 0.5V (I/O _n)
I _{OS}	Output Short-Circuit Current	−60		−150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test			500	μA	0.0V	V _{OUT} = 5.25V
I _{CC}	Power Supply Current		60	90	mA	Max	


AC Electrical Characteristics

Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF		T _A = 0°C to +75°C C _L = 50 pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	70	90		50		70		MHz
t _{PLH}	Propagation Delay	3.5	7.0	7.5	3.5	9.5	3.5	8.5	ns
t _{PHL}	CP to I/O _n	5.0	8.5	11.0	3.5	10.0	5.0	12.0	
t _{PLH}	Propagation Delay	3.5	7.0	9.0	3.5	11.0	3.5	10.0	
t _{PHL}	CP to Q ₀	3.5	7.0	8.0	3.5	10.0	3.5	9.0	
t _{PHL}	Propagation Delay MR to I/O _n	6.0	10.0	13.0	6.0	15.0	6.0	14.0	ns
t _{PHL}	Propagation Delay MR to Q ₀	5.5	7.5	12.0	5.5	14.0	5.5	13.0	ns
t _{PZH}	Output Enable Time	3.0	6.5	9.0	3.0	12.5	3.0	10.0	ns
t _{PZL}	OE to I/O _n	4.0	8.5	11.0	4.0	14.5	4.0	12.0	
t _{PHZ}	Output Disable Time	2.0	4.5	6.0	2.0	8.0	2.0	7.0	
t _{PLZ}	OE to I/O _n	2.0	5.0	7.0	2.0	10.0	2.0	8.0	
t _{PZH}	Output Enable Time	4.5	8.0	10.5	4.5	13.5	4.5	11.5	ns
t _{PZL}	S/P to I/O _n	5.5	10.0	14.0	5.5	17.0	5.5	15.0	
t _{PHZ}	Output Disable Time	5.0	9.0	11.5	5.0	16.5	5.0	12.5	
t _{PLZ}	S/P to I/O _n	6.0	12.0	15.5	6.0	19.5	6.0	16.5	

AC Operating Requirements

Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V		T _A = -55°C to +125°C		T _A = 0°C to +75°C		Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	6.0		14.0		7.0		ns
t _S (L)	RE to CP	14.0		18.0		16.0		
t _H (H)	Hold Time, HIGH or LOW	0		0		0		ns
t _H (L)	RE to CP	0		0		0		
t _S (H)	Setup Time, HIGH or LOW	6.5		8.5		7.5		ns
t _S (L)	D ₀ , D ₁ or I/O _n to CP	6.5		8.5		7.5		
t _H (H)	Hold Time, HIGH or LOW	2.0		3.0		3.0		ns
t _H (L)	D ₀ , D ₁ or I/O _n to CP	2.0		3.0		3.0		
t _S (H)	Setup Time, HIGH or LOW	7.0		9.0		8.0		ns
t _S (L)	SE to CP	2.5		11.0		3.5		
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns
t _H (L)	SE to CP	0.0		1.0		0.0		
t _S (H)	Setup Time, HIGH or LOW	11.0		13.0		12.0		ns
t _S (L)	S/P to CP	13.5		21.0		15.5		
t _S (H)	Setup Time, HIGH or LOW	6.5		8.5		7.5		ns
t _S (L)	S to CP	9.0		11.0		10.0		
t _H (H)	Hold Time, HIGH or LOW	0		1.0		0		ns
t _H (L)	S or S/P to CP	0		0		0		
t _W (H)	CP Pulse Width, HIGH or LOW	7.0		8.0		7.0		ns
t _W (L)								
t _W (L)	MR Pulse Width, LOW	5.5		7.5		6.5		
t _{REC}	Recovery Time MR to CP	8.0		12.0		8.0		ns

inches (millimeters) unless otherwise noted



LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
- www.fairchildsemi.com**

www.fairchildsemi.com