


# 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS002A - D2957, JUNE 1987 - REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11000...J PACKAGE  
74ACT11000...D OR N PACKAGE  
(TOP VIEW)



## description


These devices contain four independent 2-input NAND gates. They perform the Boolean functions  $Y = \overline{A} \cdot \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The 54ACT11000 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11000 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
(each gate)


INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

54ACT11000...FK PACKAGE  
(TOP VIEW)



NC – No internal connection


## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8961723 0094239 368

**54ACT11000, 74ACT11000**  
**QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

SCAS002A - D2957, JUNE 1987 - REVISED APRIL 1993

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 6 V			
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V			
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V			
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA			
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA			
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA			
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA			
Storage temperature range .....	-65°C to 150°C			

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

			54ACT11000		74ACT11000		UNIT
			MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage		4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage		2		2		V
$V_{IL}$	Low-level input voltage			0.8		0.8	V
$V_I$	Input voltage		0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage		0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-24		mA
$I_{OL}$	Low-level output current		24		24		mA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	0	10	ns/V
$T_A$	Operating free-air temperature		-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ C$			54ACT11000	74ACT11000	UNIT
			MIN	TYP	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu A$	4.5 V	4.4			4.4	4.4	V
		5.5 V	5.4			5.4	5.4	
	$I_{OH} = -24 \text{ mA}^{\ddagger}$	4.5 V	3.94			3.7	3.8	
		5.5 V	4.94			4.7	4.8	
	$I_{OH} = -50 \text{ mA}^{\ddagger}$	5.5 V				3.85		
$V_{OL}$	$I_{OL} = 50 \mu A$	5.5 V					3.85	V
		4.5 V		0.1		0.1	0.1	
	$I_{OL} = 24 \text{ mA}$	5.5 V		0.1		0.1	0.1	
		4.5 V		0.36		0.5	0.44	
	$I_{OL} = 50 \text{ mA}^{\ddagger}$	5.5 V				1.65		
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$	$\pm 1$	$\mu A$
		5.5 V						
	$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4	80	40	
	$\Delta I_{CC\$}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9	1	1	
			5.5 V					
$C_I$	$V_I = V_{CC}$ or GND	5 V		3.5				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

■ 8961723 0094240 08T ■

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**54ACT11000, 74ACT11000**  
**QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

SCAS002A - D2957, JUNE 1987 - REVISED APRIL 1993


**switching characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			54ACT11000		74ACT11000		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A or B	Y	1.5	7.2	10.9	1.5	13.3	1.5	12.3	ns
tPHL			1.5	5.8	8	1.5	9.5	1.5	8.8	


**operating characteristics, V<sub>CC</sub> = 5 V, TA = 25°C**

PARAMETER	TEST CONDITIONS		TYP	UNIT
	C <sub>pd</sub>	Power dissipation capacitance per gate		
		C <sub>L</sub> = 50 pF, f = 1 MHz	23	pF

**PARAMETER MEASUREMENT INFORMATION**



LOAD CIRCUIT



- NOTES:
- A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns
  - C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**