Analog Multiplexer / **Demultiplexer**

High-Performance Silicon-Gate CMOS

The MC74LVXT8051 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to GND).

The LVXT8051 is similar in pinout to the high–speed HC4051A and the metal–gate MC14051B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected by means of an analog switch to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with TTL–type input thresholds. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS logic to 5.0V CMOS Logic or from 1.8V CMOS logic to 3.0 V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT8051 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVXT8051 to be used to interface 5.0 V circuits to 3.0 V circuits.

This device has been designed so that the ON resistance (R_{on}) is more linear over input voltage than R_{on} of metal-gate CMOS analog switches.

Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Pb-Free Packages are Available*




Oit Connectination

http://onsemi.com

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B






TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 M SUFFIX CASE 966




A = Assembly Location

WL or L = Wafer Lot Y = Year WW or W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



FUNCTION TABLE - MC74LVXT8051

Control Inputs				
	,	Select	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	Χ	Χ	Χ	NONE

X = Don't Care




Figure 1. LOGIC DIAGRAM Single-Pole, 8-Position Plus Common Off

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVXT8051D	SOIC-16	48 Units / Rail
MC74LVXT8051DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LVXT8051DR2	SOIC-16	2500 Tape & Reel
MC74LVXT8051DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVXT8051DTR2	TSSOP-16*	2500 Tape & Reel
MC74LVXT8051M	SOEIAJ-16	50 Units / Rail
MC74LVXT8051MG	SOEIAJ-16 (Pb-Free)	50 Units / Rail
MC74LVXT8051MEL	SOEIAJ-16	2000 Tape & Reel
MC74LVXT8051MELG	SOEIAJ-16 (Pb-Free)	2000 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}This package is inherently Pb-Free.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{IS}	Analog Input Voltage	– 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I	DC Current, Into or Out of Any Pin	-20	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

†Derating - SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{IS}	Analog Input Voltage	0.0	V _{CC}	V
V _{in}	Digital Input Voltage (Referenced to GND)	GND	V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
T _A	Operating Temperature Range, All Package Types	– 55	+ 85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)			ns/V
	$V_{CC} = 3.3 V \pm 0.3 V$ $V_{CC} = 5.0 V \pm 0.5 V$	0 0	100 20	

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC CHARACTERISTICS – Digital Section (Voltages Referenced to GND)

			Vcc	Guaranteed Limit			
Symbol	Parameter	Condition	V	−55 to 25°C	≤ 85 ° C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0	1.2 2.0 2.0	1.2 2.0 2.0	V
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
l _{in}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{in} = V _{CC} or GND	5.5	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and V _{IS} = V _{CC} or GND; V _{IO} = 0 V	5.5	4	40	160	μΑ

DC ELECTRICAL CHARACTERISTICS Analog Section

				Guara	nteed Lim	it	
Symbol	Parameter	Test Conditions	V _{CC} V	−55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = V_{CC} \text{ to GND}$ $ I_{S} \le 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	40 30 25	45 32 28	50 37 30	Ω
		$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or GND (Endpoints)}$ $ I_{\text{S}} \leq 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	30 25 20	35 28 25	40 35 30	
ΔR_{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{In} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = 1/2 (V_{CC} - GND)$ $ I_{S} \le 10.0 \text{ mA}$	3.0 4.5 5.5	15 8.0 8.0	20 12 12	25 15 15	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μА
	Maximum Off–Channel Leakage Current, Common Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 4)	5.5	0.2	2.0	4.0	
l _{on}	Maximum On–Channel Leakage Current, Channel–to–Channel	$V_{in} = V_{IL}$ or V_{IH} ; Switch-to-Switch = V_{CC} or GND; (Figure 5)	5.5	0.2	2.0	4.0	μА

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 3 \text{ ns}$)

			V _{CC}	Guara	nteed Lim	nit	
Symbol	Symbol Parameter		V	−55 to 25°C	≤85°C	≤125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Channel–Se (Figure 9)	elect to Analog Output	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Inpu (Figure 10)	t to Analog Output	2.0 3.0 4.5 5.5	4.0 3.0 1.0 1.0	6.0 5.0 2.0 2.0	8.0 6.0 2.0 2.0	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Enable to A (Figure 11)	nalog Output	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Enable to A (Figure 11)	nalog Output	2.0 3.0 4.5 5.5	20 12 8.0 8.0	25 14 10 10	30 15 12 12	ns
C _{in}	Maximum Input Capacitance, Channel-Se	elect or Enable Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance	Analog I/O		35	35	35	pF
	(All Switches Off)	Common O/I		130	130	130	
		Feedthrough		1.0	1.0	1.0	

		Typical @ 25°C, V _{CC} = 5.0 V	
Cpn	Power Dissipation Capacitance (Figure 13)*	45	pF

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			v _{cc}	Limit*	
Symbol	Parameter	Condition	٧	25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	$\begin{array}{l} f_{in} = \text{1MHz Sine Wave; Adjust } f_{in} \text{ Voltage to Obtain} \\ \text{0dBm at V}_{OS}; \text{Increase } f_{in} \text{ Frequency Until dB Meter} \\ \text{Reads } -3\text{dB;} \\ \text{R}_L = 50\Omega, C_L = 10\text{pF} \end{array}$	3.0 4.5 5.5	80 80 80	MHz
_	Off-Channel Feedthrough Isolation (Figure 7)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R_L = 600 Ω , C_L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	3.0 4.5 5.5	-37 -37 -37	
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \leq$ 1MHz Square Wave (t _r = t _f = 3ns); Adjust R _L at Setup so that I _S = 0A; Enable = GND $R_L = 600\Omega$, $C_L = 50pF$	3.0 4.5 5.5	25 105 135	mV _{PP}
		$R_L = 10k\Omega$, $C_L = 10pF$	3.0 4.5 5.5	35 145 190	
_	Crosstalk Between Any Two Switches (Figure 12)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R_L = 600 Ω , C_L = 50pF	3.0 4.5 5.5	–50 –50 –50	dB
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	3.0 4.5 5.5	-60 -60 -60	
THD	Total Harmonic Distortion (Figure 14)	$\begin{split} f_{in} = 1 \text{kHz}, R_L = 10 \text{k}\Omega, C_L = 50 \text{pF} \\ \text{THD} = \text{THD}_{measured} - \text{THD}_{source} \\ V_{IS} = 2.0 \text{V}_{PP} \text{sine wave} \\ V_{IS} = 4.0 \text{V}_{PP} \text{sine wave} \\ V_{IS} = 5.0 \text{V}_{PP} \text{sine wave} \end{split}$	3.0 4.5 5.5	0.10 0.08 0.05	%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, $V_{CC} = 3.0 \text{ V}$




Figure 1b. Typical On Resistance, V_{CC} = 4.5 V

Figure 1c. Typical On Resistance, $V_{CC} = 5.5 \text{ V}$




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up






Figure 7. Off Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up



ANALOG I/O

OFF/ON

TEST
POINT

CL*

TEST
POINT

CHANNEL SELECT

 V_{CC}


*Includes all probe and jig capacitance

16

 V_{CC}

Figure 9a. Propagation Delays, Channel Select to Analog Out

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out



ANALOG I/O

ON

COMMON O/I

TEST
POINT

6

8

*Includes all probe and jig capacitance

Figure 10a. Propagation Delays, Analog In to Analog Out

 V_{CC} 90% **ENABLE** 50% 10% GND t_{PZL} t_{PLZ} HIGH **IMPEDANCE ANALOG** 50% OUT 10% V_{OL} t_{PZH} t_{PHZ} V_{OH} 90% **ANALOG** 50% OUT HIGH **IMPEDANCE**

Figure 11a. Propagation Delays, Enable to Analog Out

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out





Figure 11b. Propagation Delay, Test Set-Up
Enable to Analog Out



*Includes all probe and jig capacitance

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$

 $GND = 0V = logic low$


The maximum analog voltage swing is determined by the supply voltage V_{CC} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between V_{CC} and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC}$$
 – GND = 2 to 6 volts

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes (D_x) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.








Figure 15. Application Example

Figure 16. External Germanium or Schottky Clipping Diodes






a. Low Voltage Logic Level Shifting Control


b. 2-Stage Logic Level Shifting Control

Figure 17. Interfacing to Low Voltage CMOS Outputs



PACKAGE DIMENSIONS


SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

TSSOP-16 **DT SUFFIX** CASE 948F-01 **ISSUE A**



NOTES:


- JIES:

 1. DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
- DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
M	0°	8°	0°	8 °	

SOEIAJ-16 **M SUFFIX** CASE 966-01 **ISSUE O**



NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 114.3M, 1902.

 CONTROLLING DIMENSION: MILLIMETER.

 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 TERMINAL NUMBERS ARE SHOWN FOR
- TEHMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018)

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	-	2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
E	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050	BSC	
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10 °	0 °	10°	
Q ₁	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.