

# **DS90LV027 LVDS Dual High Speed Differential Driver**

Check for Samples: DS90LV027

### **FEATURES**

- Ultra Low Power Dissipation
- Operating Range above 155 Mbps
- Flow-through pinout simplifies PCB layout
- · Conforms to TIA/EIA-644 Standard
- 8-Lead SOIC Package Saves Space
- V<sub>CM</sub> ±1V center around 1.2V
- Low Differential Output Swing Typical 340 mV
- Power Off Protection (outputs in high impedance)

### **DESCRIPTION**

The DS90LV027 is a dual LVDS driver device optimized for high data rate and low power applications. The DS90LV027 is a current mode driver allowing power dissipation to remain low even at high frequency. In addition, the short circuit fault current is also minimized. The device is in a 8-lead SOIC package. The DS90LV027 has a flow-through design for easy PCB layout. The differential driver outputs provides low EMI with its low output swings typically 340 mV. Perfect for high speed transfer of clock and data. Pair with any of Tl's LVDS receivers.

## **Connection Diagram**





Figure 1. Dual-In-Line See Package Number D (R-PDSO-G8)

## **Functional Diagram**



#### Truth Table (1)

110.01		
Input/Output		
DI	DO+	DO-
L	L	Н
Н	Н	L
DI > 0.8V and DI < 2.0V	X	Х

(1) H = Logic high level L = Logic low level

X = indeterminant

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TRI-STATE is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

Aboolate maximum ratings	
Supply Voltage (V <sub>CC</sub> )	-0.3V to +6V
Input Voltage (DI)	$-0.3V$ to $(V_{CC} + 0.3V)$
Output Voltage (DO±)	-0.3V to +3.9V
Maximum Package Power Dissipation @ +25°C	
D Package	1190 mW
Derate D Package	9.5 mW/°C above +25°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range	
Soldering (4 sec.)	+260°C
ESD Rating <sup>(2)</sup>	
(HBM 1.5 kΩ, 100 pF)	≥ 4.5 kV

<sup>(1) &</sup>quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. Electrical Characteristics specifies conditions of device operation.

## **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Temperature (T <sub>A</sub> )	0	25	70	°C

#### **Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1) (2) (3)

Symbol	Parameter		Conditions	Pin	Min	Тур	Max	Units
DIFFERE	NTIAL DRIVER CHARACTERISTI	cs						
V <sub>OD</sub>	Output Differential Voltage	$R_L = 100\Omega$ (Fig.	jure 2)	DO+,	250	340	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change			DO-	0	10	35	mV
$V_{OH}$	Output High Voltage					1.43	1.6	V
V <sub>OL</sub>	Output Low Voltage				0.9	1.09		V
Vos	Offset Voltage				0.9	1.25	1.6	V
ΔV <sub>OS</sub>	Offset Magnitude Change				0	5	25	mV
I <sub>OZD</sub>	TRI-STATE <sup>®</sup> Leakage	V <sub>OUT</sub> = V <sub>CC</sub> or	V <sub>OUT</sub> = V <sub>CC</sub> or GND		0	±1	±10	μΑ
$I_{OXD}$	Power-off Leakage	$V_{OUT} = 3.6V$ or	GND, $V_{CC} = 0V$		0	±1	±10	μΑ
I <sub>OSD</sub>	Output Short Circuit Current					-4	-6	mA
V <sub>IH</sub>	Input High Voltage			DI	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low Voltage				GND		0.8	V
I <sub>IH</sub>	Input High Current	V <sub>IN</sub> = 3.6V or 2	2.4V			±1	±10	μΑ
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or 0	V <sub>IN</sub> = GND or 0.5V			±1	±10	μΑ
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = −18 mA			-1.5	-0.8		V
I <sub>CC</sub>	Power Supply Current	No Load	$V_{IN} = V_{CC}$ or GND	V <sub>CC</sub>		1	4	mA
		$R_L = 100\Omega$				8	11	mA

<sup>(1)</sup> Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V<sub>OD</sub>.

Submit Documentation Feedback

Copyright © 1998–2013, Texas Instruments Incorporated

<sup>(2)</sup> ESD Rating: HBM (1.5 kΩ, 100 pF) ≥ 4.5 kV

<sup>(2)</sup> All typicals are given for:  $V_{CC} = +3.3V$  and  $T_A = +25$ °C.

<sup>(3)</sup> The DS90LV027 is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.



## **Switching Characteristics**

Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified. (1) (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	TIAL DRIVER CHARACTERISTICS					
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega$ , $C_L = 5 pF$	1.5	3.4	6	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	(Figure 3 and Figure 4)	1.5	3.5	6	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>		0	0.1	1.9	ns
t <sub>TLH</sub>	Transition Low to High Time		0	1	3	ns
t <sub>THL</sub>	Transition High to Low Time		0	1	3	ns

- (1) C<sub>L</sub> includes probe and fixture capacitance.
- (2) Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_O = 50\Omega$ ,  $t_f \le 6$  ns,  $t_f \le 6$  ns (10%-90%).

## PARAMETER MEASUREMENT INFORMATION




Figure 2. Differential Driver DC Test Circuit




Figure 3. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 4. Differential Driver Propagation Delay and Transition Time Waveforms

Copyright © 1998–2013, Texas Instruments Incorporated



## **APPLICATION INFORMATION**

## **Table 1. Device Pin Descriptions**

Pin #	Name	Description
2, 3	DI	TTL/CMOS driver input pins
6, 7	DO+	Non-inverting driver output pin
5, 8	DO-	Inverting driver output pin
4	GND	Ground pin
1	V <sub>CC</sub>	Positive power supply pin, +3.3V ± 0.3V

### www.ti.com

## **REVISION HISTORY**

CI	hanges from Revision B (April 2013) to Revision C  Changed layout of National Data Sheet to TI format	
•	Changed layout of National Data Sheet to TI format	4



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS90LV027M/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	90LV 027M	Samples
DS90LV027MX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	90LV 027M	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV027MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DS90LV027MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## **TUBE**



### \*All dimensions are nominal

	Device Package Name		Package Type	Pins	Pins SPQ		L (mm) W (mm)		B (mm)	
ı	DS90LV027M/NOPB	D	SOIC	8	95	495	8	4064	3.05	



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated