SN54F533, SN74F533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2932, MARCH 1987-REVISED JANUARY 1989

- 8-Latches in a Single Package
- 3-State Bus-Driving Inverting Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F533 are transparent D-type latches. While the enable (C) is high, the $\overline{\Omega}$ outputs will follow the complements of the D inputs. When the enable is taken low, the $\overline{\Omega}$ outputs will be latched at the inverses of the levels that were set up at the D inputs. The 'F533 is functionally equivalent to the 'F373 except for having inverted outputs.

A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54F533 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74F533 is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN54F533 . . . J PACKAGE SN74F533 . . . DW OR N PACKAGE (TOP VIEW)



SN54F533 . . . FK PACKAGE (TOP VIEW)




FUNCTION TABLE (EACH LATCH)

		OUTPUT		
Γ	оc	ENABLE C	D	ā
Γ	L	Н	Н	L
	L	H	L	н
	L	L	×	ᾱo
	Н	X	X	z




logic symbol†



 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN54F533, SN74F533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range

Supply voltage, VCC	. -0.5 V to 7 V
Input voltage †	1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	0.5 to VCC
Current into any output in the low state: SN54F533	40 mA
SN74F533	48 mA
Operating free-air temperature range: SN54F533	-55°C to 125°C
SN74F533	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F5:	SN54F533			SN74F533		
		MIN NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5 5	,, 5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2		2			V	
VIL	Low-level input voltage		0.8			0.8	V	
ΊΚ	Input clamp current		- 18			- 18	mA	
ЮН	High-level output current	, S) -	- 3			-3	mA	
loL	Low-level output current	24	20			24	mA	
TA	Operating free-air temperature	-55	125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54F533			SN74F533				
PANAMEIEN	resi cont	TEST CONDITIONS				MIN	TYP‡	MAX	UNIT		
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	٧		
	V _{CC} = 4.5 V	IOH = -1 mA	2.5	3.4		2.5	3.4		1		
Voн	VCC = 4:8 V	IOH = -3 mA		3.3		2.4	3.3		V		
	Any output V _{CC} = 4.75 V	IOH = -1 mA to -3 mA				2.7					
Va.	V _{CC} = 4.5 V	IQL = 20 mA	0.3 🖧 0.5						v		
VOL	VCC = 4.5 V	IOL = 24 mA					0.35	0.5	V		
lozh	$V_{CC} = 5.5 V$,	V _O = 2.7 V		QC	50			50	μΑ		
IOZL	V _{CC} = 5.5 V,	V _O = 0.5 V	Ċ.	्	- 50			- 50	μA		
lį .	$V_{CC} = 5.5 V$	V _I = 7 V			0.1			0.1	mA		
IIH	V _{CC} = 5.5 V,	V _I = 2.7 V	5,		20			20	μΑ		
IIL	$V_{CC} = 5.5 V$,	V _I = 0.5 V			-0.6			-0.6	mA		
los§	$V_{CC} = 5.5 \text{ V},$	V _O = 0	-60		- 150	- 60		- 150	mA		
Iccz	$V_{CC} = 5.5 \text{ V},$	See Note 1		41	61		41	61	mA		



[‡] All typical values are at $V_{CC}=5$ V, $T_A=25$ °C. 5 Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 1: I_{CC} is measured with \overline{OC} at 4.5 V, all other inputs grounded.

timing requirements

			VCC -		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $T_A = \text{MIN to MAX}^{\dagger}$			UNIT	
		1	'F5	33 SN54F5		4F533	SN74F5		Citi
			MIN	MAX	MIN	MAX	MIN	MAX	
	Setup time before enable C	Data high	2		2	- 1	2		ns
t _{su}		or low			* 0.07	() 4 P			
	Hold time after enable C↓ I	Data high	3		3		a		ns
th		or low	3		3				
tw	Pulse duration	Enable C high	6		6		6		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _I R	CC = 5° = 50 p 1 = 500 2 = 500 4 = 25° (F533	ρ F , Ω, Ω,	8	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_A = MIN \text{ to}$ $N54F533$, , , o MAX [†]	4F533	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
tpLH	1		3.2	6.5	9	3.2	12	3.2	10	ns
^t PHL	D	Any 🖸	2.2	4.8	7	2.2	9	2.2	8	20
^t PLH		. =	4.2	8.1	11	4.2	14	4.2	13	ns
tPHL	c	Any 🖸	2.2	5.2	7	2.2	9	2.2	8	100
^t PZH		Any ā	1.2	7.3	10	1.2	12.5	1.2	11	ns
[†] PZL	oc	ΑΠΥ	1.2	4.7	6.5	1.2	9	1.2	7.5	
tPHZ		Any 🖸	1.2	4.3	6	1.2	8.5	1.2	_ 7	ns
^t PLZ	<u> </u>	Anyu	1.2	3.7	5.5	1.2	7.5	1.2	6.5	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

