



DUAL TYPE D FLIP-FLOP

MTTL III MC3100/3000 series

MC3160F · MC3060F  
MC3160L · MC3060L,P




See General Information section for packaging

This dual flip-flop triggers on the positive edge of the clock and performs the Type D flip-flop logic function. This device consists of two completely independent Type D flip-flops, both having direct SET and RESET inputs for asynchronous operations such as parallel data entry in shift register applications.

Information may be applied to, or changed at, the D inputs any time during the clock cycle except during the time interval between the Setup and Hold times. The clocked inputs are inhibited when the clock is high and data may be applied to the input steering section of the flip-flop when the clock goes low. The input steering section continually reflects the input state being applied when the clock is low. The information present at the inputs during the time interval between the Setup and Hold times is transferred to the bistable section on the positive edge of the clock, and the outputs Q and Q-bar respond accordingly.

The flip-flop can also be set or reset directly at any time, regardless of the state of the clock, by applying a low state to the direct SET or RESET inputs.



TRUTH TABLE

D	Q <sup>n</sup>	Q <sup>n+1</sup>
0	0	0
0	1	0
1	0	1
1	1	1

$$Q^{n+1} = D^n$$

Input Loading Factors:

SET = 1.15  
RESET = 1.7  
CLOCK = 1.5  
D = 0.75

Output Loading Factor = 10

Typical Characteristics: ( $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$ )


Total Power Dissipation = 120 mW/pkg  
Toggle Frequency = 30 MHz  
Logical "1" Setup Time = 10 ns  
Logical "0" Setup Time = 5.0 ns  
Logical "1" and "0" Hold Times = 5.0 ns  
 $t_{pd-} = 17$  ns  
 $t_{pd+} = 15$  ns

89

MC3160F, MC3060F/MC3160L, MC3060L,P (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one flip-flop. The other flip-flop is tested in the same manner.



Characteristic	Pin Under Test	MC3160 Test Limits			MC3060 Test Limits			TEST CURRENT VOLTAGE VALUES												P <sub>1</sub>							
		-55°C		+25°C	+125°C	0°C		+25°C	+75°C	mA				Volts													
		Min	Max	Min	Max	Min	Max	Min	Max	I <sub>OH</sub>	I <sub>OL</sub>	I <sub>IL</sub>	I <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IF</sub>	V <sub>IK</sub>	V <sub>OH</sub>	V <sub>OL</sub>		V <sub>max</sub>	V <sub>CC</sub>	V <sub>CECL</sub>	V <sub>COH</sub>			
Input Forward Current	I <sub>FC</sub>	3	-3.0	-3.0	-3.0	-3.0	-3.0	-3.0	-3.0	mAdc	-	-	-	3	1	-	-	-	-	-	-	-	-	-	2.4, 2.11		
	I <sub>FD</sub>	2	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	mAdc	-	-	-	2	1.4	-	-	-	-	-	-	-	-	-	3.7, 11		
	I <sub>FS</sub>	4	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	-2.3	mAdc	-	-	-	4	1	-	-	-	-	-	-	-	-	-	2.9, 7, 11		
	I <sub>FR</sub>	1	-3.4	-3.4	-3.4	-3.4	-3.4	-3.4	-3.4	mAdc	-	-	-	1	2.4	-	-	-	-	-	-	-	-	-	-	3.2, 11	
Leakage Current	I <sub>IC</sub>	3	100	100	100	100	100	100	100	μAdc	-	-	-	3	4	-	-	-	-	-	-	-	-	-	1.2, 2, 31		
	I <sub>OD</sub>	2	50	50	50	50	50	50	50	μAdc	-	-	-	2	3.4	-	-	-	-	-	-	-	-	-	1.7, 11		
	I <sub>OS</sub>	4	100	109	109	100	100	100	100	μAdc	-	-	-	4	1.2	-	-	-	-	-	-	-	-	-	7, 11		
	I <sub>OR</sub>	1	149	149	149	149	149	149	149	μAdc	-	-	-	1	4	-	-	-	-	-	-	-	-	-	2.5, 11		
Breakdown Voltage	BV <sub>IC</sub>	3	3.5	-	-	-	-	-	-	Vdc	3	-	-	-	4	-	-	-	-	-	-	-	-	-	14	3	2.5, 11
	BV <sub>OL</sub>	4	1	-	-	-	-	-	-	Vdc	2	-	-	-	3.4	-	-	-	-	-	-	-	-	-	-	1.5, 11	
Clamp Voltage	V <sub>Cl</sub>	3	-1.5	-	-	-	-	-	-	Vdc	3	-	-	-	4	-	-	-	-	-	-	-	-	-	-	2.5, 11	
	V <sub>Cl</sub>	4	-1.5	-	-	-	-	-	-	Vdc	2	-	-	-	3.4	-	-	-	-	-	-	-	-	-	-	1.5, 11	
Output	V <sub>OH</sub>	6	0.4	2.0	1.4	0.4	0.4	0.4	0.4	Vdc	4	3	-	-	4	3	-	-	-	-	-	-	-	-	-	2.5, 11	
	V <sub>OL</sub>	6	3.4	3.4	2.4	2.4	2.5	2.5	2.5	Vdc	4	3	-	-	4	3	-	-	-	-	-	-	-	-	-	2.5, 11	
	I <sub>OH</sub>	6	3.4	3.4	2.4	2.4	2.5	2.5	2.5	Vdc	6	3	4	4	4	3	4	3	3	3	3	3	3	3	3	3	2.5, 11
	I <sub>OL</sub>	6	2.5	2.5	2.0	2.0	2.0	2.0	2.0	Vdc	6	3	4	4	4	3	4	3	3	3	3	3	3	3	3	3	2.5, 11
Power Requirements (Typ) Drain	I <sub>max</sub>	14	-	-	-	-	-	-	-	mAdc	-	-	-	1.5	1.4	-	-	-	-	-	-	-	-	-	-	3.4, 2, 3, 11	
	I <sub>DD</sub>	14	29	29	29	29	29	29	29	mAdc	-	-	-	4.0	4.0	-	-	-	-	-	-	-	-	-	-	1.5, 2, 11, 12	

\* Pulse is used for set/flip-flop in desired state. P<sub>1</sub> is 4.5V V<sub>OH</sub>. If this is not available, column the pin must be returned to that voltage in vertical measurement.

**OPERATING CHARACTERISTICS**

Data must be present 15 ns prior to the rise of the clock and remain 5.0 ns after the clock signal rises.

The direct **SET** and **RESET** inputs may be used at any time as they completely override the clock.


**Positive edge triggering:** When the clock goes from the low to the high state, the information in the input steering section is transferred to the bistable section.

Unused inputs should be tied to a voltage between 2.0 and 5.5 Vdc.



**SWITCHING TIME TEST CIRCUIT**

Letter designations refer to waveforms shown below:




Three pulse generators are required and must be slewed together to provide the waveforms shown.

\*\*A load is connected to each output during the test.

\*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

C<sub>T</sub> = 25 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

**VOLTAGE WAVEFORMS AND DEFINITIONS**



**TEST PROCEDURES CHART**


TEST	INPUT			Q*	Q*	LIMITS (ns)	
	D*	SET*	RESET*			Min	Max
Setup "1" D	B	2.5 V	F	G	H	-	15
Hold "1" D	C	2.5 V	F	G	H	-	5.0
Setup "0" D	D	F	2.5 V	H	G	-	15
Hold "0" D	E	F	2.5 V	H	G	-	5.0
t <sub>pd+</sub>	Delay from clock to Q during Setup "1" D test.				10	25	
t <sub>pd-</sub>	Delay from clock to Q during Setup "0" D test.				10	25	
t <sub>sd+</sub>	Delay from SET to Q during Setup "0" D test.				5.0	20	
t <sub>sd-</sub>	Delay from RESET to Q during Setup "1" D test.				5.0	20	

\* Letters shown in these columns refer to waveforms at left.

71

## AC ELECTRICAL CHARACTERISTICS

The timing waveforms in the AC Electrical Characteristics are tested with a  $V_{IL}$  maximum of 0.5 V and a  $V_{IH}$  minimum of 2.4 V for all pins, except EXTAL, RESET, MODA, MODB, and MODC. These pins are tested using the input levels set forth in the DC Electrical Characteristics. AC timing specifications that are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signal's transition. DSP56002 output levels are measured with the production test machine  $V_{OL}$  and  $V_{OH}$  reference levels set at 0.8 V and 2.0 V, respectively.



Note: The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

AA0179

Figure 2-1 Signal Measurement Reference