

MM54C83/MM74C83 4-Bit Binary Full Adder


General Description

The MM54C83/MM74C83 4-bit binary full adder performs the addition of two 4-bit binary numbers. A carry input (C_0) is included and the sum (Σ) outputs are provided for each bit and the resultant carry (C_4) is obtained from the fourth bit. Since the carry-ripple-time is the limiting delay in the addition of a long word length, carry look-ahead circuitry has been included in the design to minimize this delay. Also, the logic levels of the input and output, including the carry, are in their true form. Thus, the end-around carry is accomplished without the need for level inversion.

Features

- Wide supply voltage range 3V to 15V
- Guaranteed noise margin 1V
- High noise immunity
- Low power 0.45 V_{CC} (typ.)
- TTL compatibility fan out of 2 driving 74L
- Fast carry ripple 50 ns (typ.) at V_{CC} = 10V
- (C₀ to C₄) and C_L = 50 pF
- Fast summing 125 ns (typ.) at V_{CC} = 10V
- (Σ_{IN} to Σ_{OUT}) and C_L = 50 pF

Logic Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin	-0.3V to V _{CC} + 0.3V	Power Dissipation (P _D)	700 mW
Operating Temperature Range (T _A)		Dual-In-Line	500 mW
MM54C83	-55°C to +125°C	Small Outline	
MM74C83	-40°C to +85°C	Operating V _{CC} Range	3V to 15V
Storage Temperature Range (T _S)	-65°C to +150°C	Absolute Maximum V _{CC}	18V
		Lead Temperature (T _L) (Soldering, 10 seconds)	260°C

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
CMOS TO CMOS						
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V V _{CC} = 10V	3.5 8.0			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V V _{CC} = 10V			1.5 2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 5V, I _O = -10 μA V _{CC} = 10V, I _O = -10 μA	4.5 9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	V _{CC} = 5V, I _O = 10 μA V _{CC} = 10V, I _O = 10 μA			0.5 1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μA
I _{IN(0)}	Logic "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μA
I _{CC}	Supply Current	V _{CC} = 15V		0.05	300	μA

CMOS/LPTTL INTERFACE

V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} = 1.5 V _{CC} = 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	54C, V _{CC} = 4.5V, I _O = -360 μA 74C, V _{CC} = 4.75V, I _O = -360 μA	2.4 2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	54C, V _{CC} = 4.5V, I _O = 360 μA 74C, V _{CC} = 4.75V, I _O = 360 μA			0.4 0.4	V

OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) (short circuit current)

I _{SOURCE}	Output Source Current (P-Channel)	V _{CC} = 5V, V _{OUT} = 0V T _A = 25°C	-1.75	-3.3		mA
I _{SOURCE}	Output Source Current (P-Channel)	V _{CC} = 10V, V _{OUT} = 0V T _A = 25°C	-8.0	-15		mA
I _{SINK}	Output Sink Current (N-Channel)	V _{CC} = 5V, V _{OUT} = V _{CC} T _A = 25°C	1.75	3.6		mA
I _{SINK}	Output Sink Current (N-Channel)	V _{CC} = 10V, V _{OUT} = V _{CC} T _A = 25°C	8.0	16		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

AC Electrical Characteristics*

$T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$, unless otherwise specified


Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{pd1}	Propagation Delay from C_0 to C_4	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		120 50	200 80	ns ns
t_{pd1}	Propagation Delay from Sum Inputs to C_4	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		250 90	450 150	ns ns
t_{pd1}	Propagation Delay from C_0 to Sum Outputs	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		350 125	550 200	ns ns
t_{pd1}	Propagation Delay from Sum Inputs to Sum Outputs	$V_{CC} = 5\text{V}$ $V_{CC} = 10\text{V}$		300 90	550 150	ns ns
C_{IN}	Input Capacitance	Any Input (Note 2)		5		pF
C_{PD}	Power Dissipation Capacitance	Per Package (Note 3)		120		pF

*AC Parameters are guaranteed by DC correlated testing.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note—AN-90.


Connection Diagram



Order Number MM54C83* or MM74C83*

*Please look into Section 8, Appendix D for availability of various package types.

Switching Time Waveforms



Truth Table

INPUT								OUTPUT											
				WHEN C0 = L				WHEN C2 = L				WHEN C2 = H							
A1	A3	B1	B3	A2	A4	B2	B4	Σ_1	Σ_3	Σ_2	Σ_4	C2	C4	Σ_1	Σ_3	Σ_2	Σ_4	C2	C4
L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	H	L	H	L	L
H	L	L	L	L	H	L	L	L	L	L	L	L	L	H	H	L	L	L	L
L	H	L	L	L	L	H	L	H	L	H	L	H	H	H	H	L	L	L	L
H	H	L	L	L	H	L	H	H	H	L	H	L	L	L	L	H	L	H	H
L	L	H	H	L	L	H	L	L	H	H	L	H	H	L	L	L	L	H	L
H	L	L	H	L	H	L	H	L	L	H	L	H	H	L	H	L	L	H	H
L	H	H	H	L	H	L	H	L	H	L	H	L	L	L	L	L	L	H	H
H	L	L	L	H	H	L	H	H	H	L	H	L	L	L	L	H	L	H	H
L	H	L	L	H	H	H	H	L	L	L	H	H	L	L	L	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H	L	L	L	H	H	H	H
L	H	L	H	H	H	H	H	H	H	L	H	H	L	L	L	H	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H


H = high level, L = low level

Note: Input conditions at A3, A2, B2 and C0 are used to determine outputs Σ_1 and Σ_2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ_3 , Σ_4 , and C4.

TL/F/6035-6

Typical Applications**APPLICATION**



Connect the MM54C83/MM74C83 in the following manner to implement a dual single bit full adder.



TL/F/6035-4

CASCAADING

Connect the MM54C83/MM74C83 in the following manner to implement full adders with more than 4 bits.



(TO NEXT PACKAGE) TL/F/6035-5