

**SN54HCT237, SN74HCT237
3-LINE TO 8-LINE DECODERS/DEMULITPLEXERS
WITH ADDRESS LATCHES**


D2804, MARCH 1984—REVISED JUNE 1989

- Inputs are TTL-Voltage Compatible
- Combines Decoder and 3-Bit Address Latch
- Incorporates 2 Output Enables to Simplify Cascading
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'HCT237 is a three-line to eight-line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input (\overline{GL}) is low, the 'HCT237 acts as a decoder/demultiplexer. When \overline{GL} goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as \overline{GL} remains high. The output enable controls, G1 and G2, control the outputs independently of the select or latch-enable inputs. All of the outputs are forced low if G1 is low or G2 is high. The 'HCT237 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

The SN54HCT237 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HCT237 is characterized for operation from -40°C to 85°C .

logic symbols (alternatives)[†]

**SN54HCT237 . . . J PACKAGE
SN74HCT237 . . . N PACKAGE**

(TOP VIEW)


| | | | |
|-----------------|---|----|-----|
| A | 1 | 16 | VCC |
| B | 2 | 15 | Y0 |
| C | 3 | 14 | Y1 |
| \overline{GL} | 4 | 13 | Y2 |
| G2 | 5 | 12 | Y3 |
| G1 | 6 | 11 | Y4 |
| Y7 | 7 | 10 | Y5 |
| GND | 8 | 9 | Y6 |

T-67-21-55

2

HCMOS Devices**SN54HCT237 . . . FK PACKAGE**


(TOP VIEW)



NC—No internal connection

NOTICE

SEE ORDER OF DATA FOR ERRATA INFORMATION



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for J and N packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1989, Texas Instruments Incorporated


2-295

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

T-67-21-55

logic diagram (positive logic)



Pin numbers shown are for J and N packages.

FUNCTION TABLE

| INPUTS | | | OUTPUTS | | | | | | | |
|----------------|----------------|----------------|----------------|----------------|----------------|---|----------------|----------------|----------------|----------------|
| ENABLE | | SELECT | Y ₀ | Y ₁ | Y ₂ | Y ₃ | Y ₄ | Y ₅ | Y ₆ | Y ₇ |
| G _L | G ₁ | G ₂ | C | B | A | | | | | |
| X | X | H | X | X | X | L | L | L | L | L |
| X | L | X | X | X | X | L | L | L | L | L |
| L | H | L | L | L | L | H | L | L | L | L |
| L | H | L | L | L | H | L | H | L | L | L |
| L | H | L | L | H | L | L | L | H | L | L |
| L | H | L | L | H | H | L | L | H | L | L |
| L | H | L | H | L | L | L | L | L | H | L |
| L | H | L | H | H | H | L | L | L | L | H |
| H | H | L | X | X | X | Output corresponding to stored address, l_i ; all others, H | | | | |

**SN54HCT237, SN74HCT237
3-LINE TO 8-LINE DECODERS/DEMUTIPLEXERS
WITH ADDRESS LATCHES**

T-67-21-55

absolute maximum ratings over operating free-air temperature range†

| | |
|---|----------------|
| Supply voltage, V_{CC} | -0.5 V to 7 V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) | ± 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ± 20 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ± 25 mA |
| Continuous current through V_{CC} or GND pins | ± 50 mA |
| Lead temperature 1.6 mm (1/16 in) from case for 60 s: FK or J package | 300°C |
| Lead temperature 1.6 mm (1/16 in) from case for 10 s: N package | 260°C |
| Storage temperature range | -65°C to 150°C |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2

HCMOS Devices

recommended operating conditions

| | | | SN54HCT237 | | | SN74HCT237 | | | UNIT |
|----------|--|---------------------------|------------|----------|-----|------------|----------|-----|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | |
| V_{CC} | Supply voltage | | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| V_{IH} | High-level input voltage | $V_{CC} = 4.5$ V to 5.5 V | 2 | | | 2 | | | V |
| V_{IL} | Low-level input voltage | $V_{CC} = 4.5$ V to 5.5 V | 0 | 0.8 | 0 | 0 | 0.8 | 0 | V |
| V_I | Input voltage | | 0 | V_{CC} | 0 | 0 | V_{CC} | 0 | V |
| V_O | Output voltage | | 0 | V_{CC} | 0 | 0 | V_{CC} | 0 | V |
| t_t | Input transition (rise and fall) times | | 0 | 500 | 0 | 0 | 500 | 0 | ns |
| T_A | Operating free-air temperature | | -55 | 125 | -40 | 85 | | | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V_{CC} | $T_A = 25^\circ C$ | | | SN54HCT237 | | SN74HCT237 | | UNIT |
|----------------------------|---|--------------|--------------------|-------|-----|------------|-----|------------|---------|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| V_{OH} | $V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$ | 4.5 V | 4.4 | 4.499 | | 4.4 | | 4.4 | | V |
| | $V_I = V_{IH}$ or V_{IL} , $I_{OH} = -4$ mA | 4.5 V | 3.98 | 4.30 | | 3.7 | | 3.84 | | |
| V_{OL} | $V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu A$ | 4.5 V | 0.001 | 0.1 | | 0.1 | | 0.1 | | V |
| | $V_I = V_{IH}$ or V_{IL} , $I_{OL} = 4$ mA | 4.5 V | 0.17 | 0.28 | | 0.4 | | 0.33 | | |
| I_I | $V_I = V_{CC}$ or 0 | 5.5 V | $\pm 0.1 \pm 100$ | | | ± 1000 | | ± 1000 | | nA |
| I_{CC} | $V_I = V_{CC}$ or 0, $I_O = 0$ | 5.5 V | | 8 | | 160 | | 80 | μA | |
| ΔI_{CC}^{\ddagger} | One input at 0.6 V or 2.4 V, Other inputs at 0 V or V_{CC} | 5.5 V | 1.4 | 2.4 | | 3.0 | | 2.9 | mA | |
| C_I | | 4.5 to 5.5 V | 3 | 10 | | 10 | | 10 | pF | |

†This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC} .

SN54HCT237, SN74HCT237

3-LINE TO 8-LINE DECODERS/DEMULITPLEXERS WITH ADDRESS LATCHES

T-67-21-55

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

| | V _{CC} | T _A = 25°C | | SN54HCT237 | | SN74HCT237 | | UNIT |
|---|-----------------|-----------------------|-----|------------|-----|------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _w Pulse duration, G _L low | 4.5 V 5.5 V | 26 23 | | 39 35 | | 33 30 | | ns |
| t _{su} Setup time, A, B, and C before G _L t | 4.5 V 5.5 V | 15 14 | | 23 21 | | 19 17 | | ns |
| t _h Hold time, A, B, and C after G _L t | 4.5 V 5.5 V | 5 5 | | 5 5 | | 5 5 | | ns |

2

HCMOS Devices

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} | T _A = 25°C | | | SN54HCT237 | | SN74HCT237 | | UNIT |
|-----------------|----------------|-------------|-----------------|-----------------------|----------|-----|------------|-----|------------|-----|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A, B, C | Any | 4.5 V 5.5 V | 24 20 | 38 34 | | 57 51 | | 48 43 | | ns |
| t _{pd} | G ₂ | Any | 4.5 V 5.5 V | 19 16 | 29 26 | | 44 40 | | 36 32 | | ns |
| t _{pd} | G ₁ | Any | 4.5 V 5.5 V | 19 16 | 29 26 | | 44 40 | | 36 32 | | ns |
| t _{pd} | G _L | Any | 4.5 V 5.5 V | 29 25 | 42 36 | | 63 57 | | 52 47 | | ns |
| t _t | | Any | 4.5 V 5.5 V | 12 11 | 15 14 | | 22 20 | | 19 17 | | ns |

| | | | |
|-----------------|-------------------------------|--------------------------------|-----------|
| C _{pd} | Power dissipation capacitance | No load, T _A = 25°C | 85 pF typ |
|-----------------|-------------------------------|--------------------------------|-----------|

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.