



Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifier

Enhanced Product

AD8512-EP

FEATURES

- Fast settling time: 500 ns to 0.1%
- Low offset voltage: 1.0 mV maximum at $V_S = \pm 15$ V
- Low offset voltage drift: 1.7 $\mu\text{V}/^\circ\text{C}$ typical
- Low input bias current: 25 pA typical at $V_S = \pm 15$ V
- Dual-supply operation: ± 5 V to ± 15 V
- Low noise: 8.0 nV/ $\sqrt{\text{Hz}}$ typical at $f = 1$ kHz
- Low distortion: 0.0005%
- No phase reversal
- Unity gain stable

ENHANCED PRODUCT FEATURES

- Supports defense and aerospace applications (AQEC standard)
- Military temperature range (-55°C to $+125^\circ\text{C}$)
- Controlled manufacturing baseline
- 1 assembly/test site
- 1 fabrication site
- Product change notification
- Qualification data available on request

APPLICATIONS

- Instrumentation
- Multipole filters
- Precision current measurement
- Photodiode amplifiers
- Military communication
- Avionics

GENERAL DESCRIPTION

The AD8512-EP is a dual-precision JFET amplifier that features low offset voltage, input bias current, input voltage noise, and input current noise.

The combination of low offsets, low noise, and very low input bias currents makes these amplifiers especially suitable for high impedance sensor amplification and precise current measurements using shunts. The combination of dc precision, low noise, and fast settling time results in superior accuracy in flight instruments, electronic measurement, and aviation equipment. Unlike many competitive amplifiers, the AD8512-EP maintains its fast settling performance even with substantial capacitive loads. Unlike many older JFET amplifiers, the AD8512-EP does not suffer from output phase reversal when

PIN CONFIGURATION




Figure 1.

input voltages exceed the maximum common-mode voltage range.

Fast slew rate and great stability with capacitive loads make the AD8512-EP suitable for high performance filters. Low input bias currents, low offset, and low noise result in a wide dynamic range of photodiode amplifier circuits. Low noise and distortion, high output current, and excellent speed make the AD8512-EP a great choice for military communication applications.

The AD8512-EP is available in an 8-lead narrow SOIC_N package. The AD8512-EP is specified over a military temperature range of -55°C to $+125^\circ\text{C}$. Additional application and technical information can be found in the [AD8512](#) data sheet.

Rev. 0

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2018 Analog Devices, Inc. All rights reserved.
[Technical Support](#) www.analog.com

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	5
Enhanced Product Features	1	Thermal Resistance	5
Applications.....	1	ESD Caution.....	5
Pin Configuration.....	1	Typical Performance Characteristics	6
General Description	1	Outline Dimensions	7
Revision History	2	Ordering Guide	7
Specifications.....	3		
Electrical Characteristics	4		

REVISION HISTORY

8/2018—Revision 0: Initial Version

SPECIFICATIONS

$V_S = \pm 5\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V _{OS}	−55°C < T _A < +125°C		0.1	0.9	mV
Input Bias Current	I _B	−55°C < T _A < +125°C			1.8	mV
		−55°C < T _A < +85°C		21	75	pA
		−55°C < T _A < +125°C			0.7	nA
Input Offset Current	I _{OS}	−55°C < T _A < +125°C			7.5	nA
		−55°C < T _A < +85°C		5	50	pA
		−55°C < T _A < +125°C			0.3	nA
Input Capacitance					0.5	nA
Differential				12.5		pF
Common Mode				11.5		pF
Input Voltage Range			−2.0		+2.5	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = −2.0 V to +2.5 V	86	100		dB
Large-Signal Voltage Gain	A _{VO}	R _L = 2 kΩ, V _O = −3 V to +3 V	65	107		V/mV
Offset Voltage Drift (T _C V _{OS})	ΔV _{OS} /ΔT			1.7	12	μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	R _L = 10 kΩ	4.1	4.3		V
Output Voltage Low	V _{OL}	R _L = 2 kΩ	3.9	4.2		V
		R _L = 600 Ω	3.7	4.1		V
		R _L = 10 kΩ, −55°C < T _A < +125°C		−4.9	−4.7	V
		R _L = 2 kΩ, −55°C < T _A < +125°C		−4.9	−4.5	V
		R _L = 600 Ω, −55°C < T _A < +125°C		−4.8	−4.2	V
Output Current	I _{OUT}		±40	±54		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V _S = ±4.5 V to ±18 V	86	130		dB
Supply Current/Amplifier	I _{SY}	V _O = 0 V		2.0	2.3	mA
		−55°C < T _A < +125°C			2.5	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	R _L = 2 kΩ		20		V/μs
Gain Bandwidth Product	GBP			8		MHz
Settling Time	t _s	To 0.1%, 0 V to 4 V step, G = +1		0.4		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, G = +1, R _L = 2 kΩ		0.0005		%
Phase Margin	φ _M			44.5		Degrees
NOISE PERFORMANCE						
Voltage Noise Density	e _n	f = 10 Hz		34		nV/√Hz
		f = 100 Hz		12		nV/√Hz
		f = 1 kHz		8.0	10	nV/√Hz
		f = 10 kHz		7.6		nV/√Hz
Peak-to-Peak Voltage Noise	e _n p-p	0.1 Hz to 10 Hz bandwidth		2.4	5.2	μV p-p

ELECTRICAL CHARACTERISTICS

$V_S = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	1.0	mV
Input Bias Current	I_B	$-55^\circ\text{C} < T_A < +85^\circ\text{C}$		25	1.8	mV
		$-55^\circ\text{C} < T_A < +125^\circ\text{C}$			80	pA
Input Offset Current	I_{OS}	$-55^\circ\text{C} < T_A < +85^\circ\text{C}$			0.7	nA
		$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		6	10	nA
Input Capacitance		$-55^\circ\text{C} < T_A < +85^\circ\text{C}$			0.3	nA
Differential		$-55^\circ\text{C} < T_A < +125^\circ\text{C}$			0.5	nA
Common Mode				12.5		pF
Input Voltage Range			-13.5	11.5		pF
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -12.5\text{ V to } +12.5\text{ V}$	86	108	+13.0	V
Large-Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_{CM} = 0\text{ V}$, $V_O = -13.5\text{ V to } +13.5\text{ V}$	115	196		dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			1.7	12	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 10\text{ k}\Omega$	14.0	14.2		V
		$R_L = 2\text{ k}\Omega$	13.8	14.1		V
		$R_L = 600\text{ }\Omega$	13.5	13.9		V
Output Voltage Low	V_{OL}	$R_L = 600\text{ }\Omega$, $-55^\circ\text{C} < T_A < +125^\circ\text{C}$	11.4			V
		$R_L = 10\text{ k}\Omega$, $-55^\circ\text{C} < T_A < +125^\circ\text{C}$		-14.9	-14.6	V
		$R_L = 2\text{ k}\Omega$, $-55^\circ\text{C} < T_A < +125^\circ\text{C}$		-14.8	-14.5	V
		$R_L = 600\text{ }\Omega$		-14.3	-13.8	V
		$R_L = 600\text{ }\Omega$, $-55^\circ\text{C} < T_A < +125^\circ\text{C}$			-12.1	V
Output Current	I_{OUT}			± 70		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.5\text{ V to } \pm 18\text{ V}$	86			dB
Supply Current/Amplifier	I_{SY}	$V_O = 0\text{ V}$		2.2	2.5	mA
		$-55^\circ\text{C} < T_A < +125^\circ\text{C}$			2.6	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		20		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP			8		MHz
Settling Time	t_S	To 0.1%, 0 V to 10 V step, $G = +1$		0.5		μs
		To 0.01%, 0 V to 10 V step, $G = +1$		0.9		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, $G = +1$, $R_L = 2\text{ k}\Omega$		0.0005		%
Phase Margin	ϕ_M			52		Degrees
NOISE PERFORMANCE						
Voltage Noise Density	e_n	$f = 10\text{ Hz}$		34		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{ Hz}$		12		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		8.0	10	$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		7.6		$\text{nV}/\sqrt{\text{Hz}}$
Peak-to-Peak Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz bandwidth		2.4	5.2	$\mu\text{V p-p}$

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Input Voltage	$\pm V_S$
Power Dissipation	See Figure 2
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-55°C to $+125^\circ\text{C}$
Junction Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec)	300°C
Electrostatic Discharge (Human Body Model)	2000 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction to case thermal resistance.

Table 4. Thermal Resistance

Package Type ¹	θ_{JA}	θ_{JC}	Unit
R-8	158	43	$^\circ\text{C}/\text{W}$

¹ Thermal impedance simulated values are based on a JEDEC 252P thermal test board. See JEDEC JESD-51.




Figure 2. Maximum Power Dissipation vs. Ambient Temperature

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. TcV_{OS} Distribution




Figure 5. Input Offset Current vs. Temperature




Figure 4. Input Bias Current vs. Temperature




Figure 6. Supply Current per Amplifier vs. Temperature

Figure 1: Mechanical drawing of the BSC package. The drawing includes a top view, a side view, and a cross-sectional view. The top view shows a square package with pins on all four sides. Dimensions include pin pitch (1.27 mm), pin width (0.25 mm), and overall package dimensions (5.00 mm by 6.20 mm). The side view shows the package height (1.75 mm) and the BSC (Ball Surface Contact) feature. The cross-sectional view shows the package profile with a 45-degree angle and a 0.25 mm width. A note indicates a coplanarity of 0.10 mm.

012407-A

Dimensions shown in millimeters and (inches)

Model ¹	Temperature Range	Package Description	Package Option	Marking Code
AD8512TRZ-EP	–55°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	DNL
AD8512TRZ-EP-R7	–55°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	DNL



**ANALOG
DEVICES**