

December 1996

Fast CMOS 3.3V 8-Bit Buffer/Line Driver

Features

- Advanced 0.6 micron CMOS Technology
- Compatible with LCX™ Families of Products
- Supports 5V Tolerant Mixed Signal Mode Operation
 - Input Can Be 3V or 5V
 - Output Can Be 3V or Connected to 5V Bus
- Advanced Low Power CMOS Operation
- Excellent Output Drive Capability:
 - Balanced Drives (24mA Sink and Source)
- Low Ground Bounce Outputs
- Hysteresis on All Inputs

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LPT541AM	-40 to 85	20 Ld SOIC	M20.3-P
CD74LPT541AQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74LPT541CM	-40 to 85	20 Ld SOIC	M20.3-P
CD74LPT541CQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74LPT541M	-40 to 85	20 Ld SOIC	M20.3-P
CD74LPT541QM	-40 to 85	20 Ld QSOP	M20.15-P

NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.


Description

The CD74LPT541 is an 8-bit buffer/line driver designed for driving high capacitive memory loads. With its balanced-drive characteristics, this high-speed, low power device provides lower ground bounce, transmission line matching of signals, fewer line reflections and lower EMI and RFI effects. This makes it ideal for driving on-board buses and transmission lines. This device offers a flow-through organization for ease of board layout.


The CD74LPT541 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

3
3.3V LPT

Pinout



Functional Block Diagram



TRUTH TABLE (NOTE 1)

INPUTS			OUTPUTS
$\overline{OE}_A$	$\overline{OE}_B$	D_X	O_X
L	L	L	L
L	L	H	H
H	H	X	Z

NOTE:

- 1. H = High Voltage Level
- L = Low Voltage Level
- X = Don't Care
- Z = High Impedance

Pin Descriptions

PIN NAME	DESCRIPTION
$\overline{OE}_A, \overline{OE}_B$	Three-State Output Enable Inputs (Active LOW)
D_X	Data Inputs
O_X	Three-State Outputs
GND	Ground
V_{CC}	Power

Absolute Maximum Ratings

DC Input Voltage -0.5V to 7.0V
 DC Output Current 120mA

Operating Conditions

Operating Temperature Range -40°C to 85°C
 Supply Voltage to Ground Potential
 Inputs and V_{CC} Only -0.5V to 7.0V
 Supply Voltage to Ground Potential
 Outputs and D/O Only -0.5V to 7.0V

Thermal Information

Thermal Resistance (Typical, Note 2) θ_{JA} (°C/W)
 SOIC Package 87
 QSOP Package 110
 Maximum Junction Temperature 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C
 (Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS		MIN	(NOTE 4) TYP	MAX	UNITS
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, T _A = -40°C to 85°C, V _{CC} = 2.7V to 3.6V							
Input HIGH Voltage (Input Pins)	V _{IH}	Guaranteed Logic HIGH Level		2.2	-	5.5	V
Input HIGH Voltage (I/O Pins)	V _{IH}	Guaranteed Logic HIGH Level		2.0	-	5.5	V
Input LOW Voltage (Input and I/O Pins)	V _{IL}	Guaranteed Logic LOW Level		-0.5	-	0.8	V
Input HIGH Current (Input Pins)	I _{IH}	V _{CC} = Max	V _{IN} = 5.5V	-	-	±1	μA
Input HIGH Current (I/O Pins)	I _{IH}	V _{CC} = Max	V _{IN} = V _{CC}	-	-	±1	μA
Input LOW Current (Input Pins)	I _{IL}	V _{CC} = Max	V _{IN} = GND	-	-	±1	μA
Input LOW Current (I/O Pins)	I _{IL}	V _{CC} = Max	V _{IN} = GND	-	-	±1	μA
High Impedance Output Current (Three-State Output pins)	I _{OZH}	V _{CC} = Max	V _{OUT} = 5.5V	-	-	±1	μA
	I _{OZL}	V _{CC} = Max	V _{OUT} = GND	-	-	±1	μA
Clamp Diode Voltage	V _{IK}	V _{CC} = Min, I _{IN} = -18mA		-	-0.7	-1.2	V
Output HIGH Current	I _{ODH}	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V (Note 5)		-36	-60	-110	mA
Output LOW Current	I _{ODL}	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V (Note 5)		50	90	200	mA
Output HIGH Voltage	V _{OH}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OH} = -0.1mA	V _{CC} - 0.2	-	-	V
			I _{OH} = -3mA	2.4	3.0	-	V
		V _{CC} = 3.0V, V _{IN} = V _{IH} or V _{IL}	I _{OH} = -8mA	2.4 (Note 7)	3.0	-	V
			I _{OH} = -24mA	2.0	-	-	V
Output LOW Voltage	V _{OL}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OL} = 0.1mA	-	-	0.2	V
			I _{OL} = 16mA	-	0.2	0.4	V
			I _{OL} = 24mA	-	0.3	0.5	V

CD74LPT541

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS	MIN	(NOTE 4) TYP	MAX	UNITS
Short Circuit Current (Note 6)	I_{OS}	$V_{CC} = \text{Max (Note 5), } V_{OUT} = \text{GND}$	-60	-85	-240	mA
Power Down Disable	I_{OFF}	$V_{CC} = 0V, V_{IN} \text{ or } V_{OUT} \leq 4.5V$	-	-	± 100	μA
Input Hysteresis	V_H		-	150	-	mV
CAPACITANCE $T_A = 25^\circ C, f = 1\text{MHz}$						
Input Capacitance (Note 8)	C_{IN}	$V_{IN} = 0V$	-	4.5	6	pF
Output Capacitance (Note 8)	C_{OUT}	$V_{OUT} = 0V$	-	5.5	8	pF
POWER SUPPLY SPECIFICATIONS						
Quiescent Power Supply Current	I_{CC}	$V_{CC} = \text{Max}$ $V_{IN} = \text{GND}$ or V_{CC}	-	0.1	10	μA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI_{CC}	$V_{CC} = \text{Max}$ $V_{IN} = V_{CC} - 0.6V$ (Note 9)	-	2.0	30	μA
Dynamic Power Supply Current (Note 10)	I_{CCD}	$V_{CC} = \text{Max, Outputs Open}$ $\overline{OE}_X = \text{GND}$ One Bit Toggling 50% Duty Cycle	-	50	75	$\mu A/\text{MHz}$
Total Power Supply Current (Note 12)	I_C	$V_{CC} = \text{Max, Outputs Open}$ $f_i = 10\text{MHz, 50\% Duty Cycle}$ $\overline{OE}_X = \text{GND}$ One Bit Toggling	-	0.6	2.3	mA
		$V_{CC} = \text{Max, Outputs Open}$ $f_i = 2.5\text{MHz, 50\% Duty Cycle}$ $\overline{OE}_X = \text{GND}$ 8 Bits Toggling	-	2.1	4.7 (Note 11)	mA

CD74LPT541

Switching Specifications Over Operating Range (Note 13)

PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	CD74LPT541		CD74LPT541A		CD74LPT541C		UNITS
			(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	
Propagation Delay D_X to O_X	t_{PLH} , t_{PHL}	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	1.5	6.0	1.5	4.8	1.5	4.1	ns
Output Enable Time $\overline{OE}_X$ to O_X	t_{PZH} , t_{PZL}		1.5	9.5	1.5	6.2	1.5	5.8	ns
Output Disable Time (Note 16) $\overline{OE}_X$ to O_X	t_{PHZ} , t_{PLZ}		1.5	6.5	1.5	5.6	1.5	5.2	ns
Output Skew (Note 17)	$t_{SK(O)}$		-	0.5	-	0.5	-	0.5	ns


NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- Typical values are at $V_{CC} = 3.3V$, $25^\circ C$ ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- $V_{OH} = V_{CC} - 0.6V$ at rated current.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input; all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_I = Input Frequency
 N_I = Number of Inputs at f_I
All currents are in milliamps and all frequencies are in megahertz.
- Propagation Delays and Enable/Disable times are with $V_{CC} = 3.3V \pm 0.3V$, normal range. For $V_{CC} = 2.7V$, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not production tested.
- Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

3

3.3V LPT

Test Circuits and Waveforms



NOTE:

18. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{\text{OUT}} \leq 50\Omega$;
 $t_f, t_r \leq 2.5\text{ns}$.

FIGURE 1. TEST CIRCUIT




FIGURE 2. ENABLE AND DISABLE TIMING

SWITCH POSITION	
TEST	SWITCH
$t_{\text{PLZ}}, t_{\text{PZL}}, \text{Open Drain}$	6V
$t_{\text{PHZ}}, t_{\text{PZH}}$	GND
$t_{\text{PLH}}, t_{\text{PHL}}$	Open

DEFINITIONS:


 C_L = Load capacitance, includes jig and probe capacitance. R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

FIGURE 3. PROPAGATION DELAY