Product Preview

Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies


High-Performance Silicon-Gate CMOS

The MC74HC4316A utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from V_{CC} to V_{EE}).

The HC4316A is similar in function to the metal–gate CMOS MC14016 and MC14066, and to the High–Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances (RON) are much more linear over input voltage than RON of metal–gate CMOS analog switches. Logic–level translators are provided so that the On/Off Control and Enable logic–level voltages need only be VCC and GND, while the switch is passing signals ranging between VCC and VEE. When the Enable pin (active–low) is high, all four analog switches are turned off.

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power–Supply Voltage Range (V_{CC} V_{EE}) = 2.0 to 12.0 Volts
- Digital (Control) Power–Supply Voltage Range (V_{CC} GND) = 2.0 to 6.0 Volts, Independent of V_{EE}
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates

PIN ASSIGNMENT



FUNCTION TABLE

Inp	State of						
Enable	On/Off Control	Analog Switch					
L	Н	On					
L	L	Off					
Н	Х	Off					
X - don't care							

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




http://onsemi.com

MARKING DIAGRAMS




PDIP-16 N SUFFIX CASE 648





SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

ORDERING INFORMATION

Device	Package	Shipping					
MC74HC4316AN	PDIP-16	2000 / Box					
MC74HC4316AD	SOIC-16	48 / Rail					
MC74HC4316ADR2	SOIC-16	2500 / Reel					
MC74HC4316ADT	TSSOP-16	96 / Rail					
MC74HC4316ADTR2	TSSOP-16	2500 / Reel					
MC74HC4316AF	SOEIAJ-14	See Note 1.					

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

LOGIC DIAGRAM



ANALOG INPUTS/OUTPUTS = X_A , X_B , X_C , X_D

MAXIMUM RATINGS*

Symbol	Parameter		Value	Unit
Vcc	Positive DC Supply Voltage (Ref. to (Ref. to	GND) VEE)	- 0.5 to + 7.0 - 0.5 to + 14.0	V
VEE	Negative DC Supply Voltage (Ref. to GND)		- 7.0 to + 0.5	V
VIS	Analog Input Voltage		V _{EE} - 0.5 to V _{CC} + 0.5	V
V _{in}	DC Input Voltage (Ref. to GND)	-	- 0.5 to V _{CC} + 0.5	V
I	DC Current Into or Out of Any Pin		± 25	mA
PD	Power Dissipation in Still Air Plasti EIAJ/SOIC Pac TSSOP Pac	· · ·	750 500 450	mW
T _{stg}	Storage Temperature		- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Sec (Plastic DIP, SOIC or TSSOP Par		260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

EIAJ/SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
VCC	Positive DC Supply Voltage (Ref. to Gl	ND)	2.0	6.0	V
VEE	Negative DC Supply Voltage (Ref. to G	SND)	-6.0	GND	V
VIS	Analog Input Voltage	VEE	Vcc	V	
V _{in}	Digital Input Voltage (Ref. to GND)		GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Swit	ch	_	1.2	V
TA	Operating Temperature, All Package T	ypes	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Control or Enable Inputs) (Figure 10)	V _{CC} = 2.0 V V _{CC} = 3.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0 0	1000 600 500 400	ns

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE = GND Except Where Noted

					Guaranteed Limit			
Symbol	Parameter	Test Condit	tions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High–Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
VIL	Maximum Low–Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
l _{in}	Maximum Input Leakage Current, Control or Enable Inputs	V _{in} = V _{CC} or GND V _{EE} = -6.0 V		6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{\text{IO}} = V_{\text{CC}} \text{ or GND}$ $V_{\text{IO}} = 0 \text{ V}$	V _{EE} = GND V _{EE} = -6.0	6.0 6.0	2 4	20 40	40 160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to VFF)

					Gu	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V _{CC}	V _{EE}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to V_{EE} $I_{\text{S}} \le 2.0 \text{ mA (Figures 1, 2)}$	2.0* 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	— 160 90 90	 200 110 110		Ω
		$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ or V_{EE} (Endpoints) $I_{\text{S}} \le 2.0 \text{ mA}$ (Figures 1, 2)	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	— 90 70 70	— 115 90 90	— 140 105 105	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - V_{\text{EE}})$ $I_{\text{S}} \le 2.0 \text{ mA}$	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	 20 15 15	 25 20 20	— 30 25 25	Ω
l _{off}	Maximum Off–Channel Leakage Current, Any One Channel	V _{IO} = V _{IL} V _{IO} = V _{CC} or V _{EE} Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μА
lon	Maximum On–Channel Leakage Current, Any One Channel	V _{in} = V _{IH} V _{IS} = V _{CC} or V _{EE} (Figure 4)	6.0	- 6.0	0.1	0.5	1.0	μА

^{*}At supply voltage (V_{CC} – V_{EE}) approaching 2 V the analog switch—on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Control or Enable t_f = t_f = 6 ns, V_{EE} = GND)

			Gu			
Symbol	Parameter	v _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)		40 6 5	50 8 7	60 9 8	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	130 40 30	160 50 40	200 60 50	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)		140 40 30	175 50 40	250 60 50	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs	_	10	10	10	pF
	Control Input = GND Analog I/O Feedthrough	_ _	35 1.0	35 1.0	35 1.0	

NOTES:

^{2.} Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V _{CC} = 5.0 V	
C_PD	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

^{*} Used to determine the no–load dynamic power consumption: P_D = C_{PD} V_{CC}²f + I_{CC} V_{CC}. For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).


NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

^{1.} For propagation delays with loads other than 50 pF, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Test Conditions	V _{CC}	V _{EE}	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{array}{l} f_{in} = 1 \text{ MHz Sine Wave} \\ \text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ \text{Increase } f_{in} \text{ Frequency Until dB Meter} \\ \text{Reads} - 3 \text{ dB} \\ \text{R}_{L} = 50 \ \Omega, \ C_{L} = 10 \text{ pF} \end{array}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \end{aligned} $	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 50 - 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$\begin{split} V_{in} & \leq 1 \text{ MHz Square Wave } (t_f = t_f = 6 \text{ ns}) \\ \text{Adjust R}_L \text{ at Setup so that } I_S = 0 \text{ A} \\ \text{R}_L & = 600 \ \Omega, \ C_L = 50 \text{ pF} \end{split}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	60 130 200	mVpp
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz, R}_{L} = 600 \ \Omega, C_{L} = 50 \text{ pF} \end{aligned} $	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 70 - 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{in} = 1 \text{ kHz}, \ R_L = 10 \text{ k}\Omega, \ C_L = 50 \text{ pF}$ $\text{THD} = \text{THD}_{Measured} - \text{THDS}_{ource}$ $\forall_{IS} = 4.0 \text{ Vpp sine wave}$ $\forall_{IS} = 8.0 \text{ Vpp sine wave}$ $\forall_{IS} = 11.0 \text{ Vpp sine wave}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	0.10 0.06 0.04	%

^{*}Limits not tested. Determined by design and verified by qualification.



http://onsemi.com

Figure 1e. Typical On Resistance, $V_{CC} - V_{EE} = 12.0 \text{ V}$

는 GND

Figure 2. On Resistance Test Set-Up

 V_{EE}




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up




Figure 7. Feedthrough Noise, Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



^{*}Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up

APPLICATIONS INFORMATION




Figure 15. Plot, Harmonic Distortion

The Enable and Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or V_{EE} through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In the example below, the difference between V_{CC} and V_{EE} is twelve volts.

Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak—to—peak can be controlled.

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (MosorbTM is an acronym for high current surge protectors). Mosorbs are fast turn—on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 16.




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0-to-12 V Signal Using a Single Power Supply (GND ≠ 0 V)





Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

PACKAGE DIMENSIONS


PDIP-16 **N SUFFIX** CASE 648-08 ISSUE R



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 1 (14.3)M, 1962.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.070	1.02	1.77		
G	0.	100 BSC	2	.54 BSC		
Н	0.	050 BSC	1	.27 BSC		
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
M	0°	10°	0°	10°		
S	0.020	0.040	0.51	1.01		




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- MAXIMUM MOLD PROTRUSION 0.15 (0.006)
 PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050) BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

PACKAGE DIMENSIONS

TSSOP-16 **DT SUFFIX** CASE 948F-01 **ISSUE O**



G

NOTES


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH.
 PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY
- REFERENCE UNLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	0.65 BSC		BSC	
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
М	0°	8°	0°	8 °	

SOEIAJ-16 **F SUFFIX**

PLASTIC EIAJ SOIC PACKAGE CASE 966-01

ISSUE O



NOTES:

- . DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS D AND E DO NOT INCLUDE
- MOLD FLASH OR PROTRUSIONS AND ARE
 MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
Α ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
ΗE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		0.78		0.031

Notes

Notes

Notes

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.