



# FAN48632 2.5 MHz, 2.0 A Pulsed-Load Synchronous TinyBoost™ Regulator with Bypass Mode for GSM PA Supply

#### **Features**

- Few External Components: 0.47 µH Inductor and 0603 Case Size Input and Output Capacitors
- Input Voltage Range: 2.35 V to 5.5 V
- Fixed Output Voltage : 3.3 V, 3.5 V
- Maximum Continuous Load Current of: 1.5 A at V<sub>IN</sub> of 2.6 V
- Maximum Pulsed Load current :of 2.0 A for GSM 217 Hz repetition rate ,boosting V<sub>OUT</sub> to 3.3 V or 3.5 V
- Up to 96% Efficient
- True Bypass Operation when V<sub>IN</sub> > Target V<sub>OUT</sub>
- Internal Synchronous Rectifier
- Soft-Start with True Load Disconnect
- Forced Bypass Mode
- V<sub>SEL</sub> Control to Optimize Target V<sub>OUT</sub>
- Short-Circuit Protection
- Low Operating Quiescent Current
- 16-Bump, 0.4 mm Pitch WLCSP

# **Applications**

- Boost for Low-Voltage Li-ion Batteries, Brownout Prevention, Supply GSM RF PA.
- Cell Phones, Smart Phones, Tablets

# **Description**

The FAN48632 allows systems to take advantage of new battery chemistries that can supply significant energy when the battery voltage is lower than the required voltage for system power ICs. By combining built-in power transistors, synchronous rectification, and low supply current; this IC provides a compact solution for systems using advanced Li-lon battery chemistries.

The FAN48632 is a boost regulator designed to provide a minimum output voltage ( $V_{OUT(MIN)}$ ) from a single-cell Li-lon battery, even when the battery voltage is below system minimum. In boost mode, output voltage regulation is guaranteed to a maximum load current of 1.5 A continuous and 2.0 A pulsed. Quiescent current in Shutdown Mode is less than 3  $\mu$ A, which maximizes battery life. The regulator transitions smoothly between Bypass and normal Boost Mode. The device can be forced into Bypass Mode to reduce quiescent current.

The FAN48632 is available in a 16-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).




Figure 1. Typical Application

# **Ordering Information**

Part Number	Output Voltage V <sub>SEL0</sub> / V <sub>SEL1</sub>	Soft-Start	Forced Bypass	Operating Temperature	Package	Packing
FAN48632UC33X	3.30 / 3.49	FAST	Low I <sub>Q</sub>		16-Ball, 4x4 Array, 0.4 mm	Tape
FAN48632BUC33X <sup>(1)</sup>	3.30 / 3.49	FAST	Low I <sub>Q</sub>	-40°C to 85°C	Pitch, 250 µm Ball, Wafer-Level	and
FAN48632UC35X	3.50 / 3.70	FAST	Low I <sub>Q</sub>		Chip-Scale Package (WLCSP)	Reel

#### Note:

The FAN48632BUC33X includes backside lamination.

# **Typical Application**




Figure 2. Block Diagram

**Table 1. Recommended Components** 

Component	Description	Vendor	Parameter	Тур.	Unit
1.4	0.47.114.200/	Toko: DFE201612C DFR201612C	L	0.47	μΗ
Li	0.47 μH, 30%	Cyntec: PIFE20161B	DCR (Series R)	40	mΩ
C <sub>IN</sub>	10 μF, 10%, 10 V, X5R, 0603	TDK: C1608X5R1A106K	С	10	μF
C <sub>OUT</sub>	2 x 22 µF, 20%, 6.3 V, X5R, 0603	TDK: C1608X5R0J226M	С	44	μF

# **Pin Configuration**




Figure 3. Top Through View (Bumps Down)




Figure 4. Bottom View (Bumps Up)

## **Pin Definitions**

Pin #	Name	Description			
A1	EN	Enable. When this pin is HIGH, the circuit is enabled. (2)			
A2	PG	ower Good. This is an open-drain output. PG is actively pulled LOW if output falls out of egulation due to overload or if thermal protection threshold is exceeded.			
A3-A4	VIN	nput Voltage. Connect to Li-lon battery input power source. (2)			
B1	VSEL	Output Voltage Select. When boost is running, this pin can be used to select output voltage.			
B2, C2 D1	AGND	Analog Ground. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin.			
B3-B4	VOUT	Output Voltage. Place C <sub>OUT</sub> as close as possible to the device.			
C1	BYP	Bypass. This pin can be used to activate Forced Bypass Mode. When this pin is LOW, the bypass switches (Q3 and Q1) are turned on and the IC is otherwise inactive.			
C3-C4	SW	Switching Node. Connect to inductor.			
D2-D4	PGND	<b>Power Ground</b> . This is the power return for the IC. The C <sub>OUT</sub> bypass capacitor should be eturned with the shortest path possible to these pins.			

#### Note

2. The EN pin can be tied to VIN, but it is recommended to tie EN to the 1.8 V logic voltage.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
V <sub>IN</sub>	V <sub>IN</sub> Input Voltage		-0.3	6.5	V
V <sub>OUT</sub>	V <sub>OUT</sub> Output Voltage			6.0	V
	SW Node	DC	-0.3	8.0	V
	SW Node	Transient: 10 ns, 3 MHz	-1.0	8.0	V
	Other Pins			6.5 <sup>(3)</sup>	٧
ESD	Electrostatic Discharge	Human Body Model per JESD22-A114	3.0		kV
ESD	Protection Level	Charged Device Model per JESD22-C101	1.5		kV
$T_J$	Junction Temperature			+150	°C
T <sub>STG</sub>	Storage Temperature		-65	+150	°C
TL	Lead Soldering Temperature,	10 Seconds		+260	°C

#### Note:

3. Lesser of 6.5 V or  $V_{IN}$  + 0.3 V.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>IN</sub>	Supply Voltage	2.35	5.50	V
lout	Output Current	0	1500	mA
T <sub>A</sub>	Ambient Temperature	-40	+85	°C
$T_J$	Junction Temperature	-40	+125	°C

# **Thermal Properties**

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer Fairchild evaluation boards (1 oz copper on all layers). Special attention must be paid not to exceed junction temperature  $T_{J(max)}$  at a given ambient temperate  $T_A$ .

Symbol	Parameter	Typical	Unit
$\theta_{\sf JA}$	Junction-to-Ambient Thermal Resistance	80	°C/W
θЈВ	Junction-to-Board Thermal Resistance 42		C/VV


# **Electrical Specifications**

Recommended operating conditions, unless otherwise noted, circuit per Figure 1,  $V_{IN} = 2.35 \text{ V}$  to  $V_{OUT}$ ,  $T_A = -40 ^{\circ}\text{C}$  to  $85 ^{\circ}\text{C}$ . Typical values are given  $V_{IN} = 3.0 \text{ V}$  and  $T_A = 25 ^{\circ}\text{C}$ .

Symbol	Parameter	Condition	ons	Min.	Тур.	Max.	Unit
		Bypass Mode V <sub>OUT</sub> =3.5	V, V <sub>IN</sub> =4.2 V		140	190	μА
		Boost Mode V <sub>OUT</sub> =3.5 \		150	250	μΑ	
$I_{Q}$	V <sub>IN</sub> Quiescent Current	Shutdown: EN=0, V <sub>IN</sub> =3	3.0 V		1.5	5.0	μА
		Forced Bypass Mode, V <sub>IN</sub> =3.5 V	Low IQ		4	10	μΑ
I <sub>LK</sub>	VOUT to VIN Reverse Leakage	V <sub>OUT</sub> =5 V, EN=0			0.2	1.0	μΑ
I <sub>LK_OUT</sub>	V <sub>OUT</sub> Leakage Current	V <sub>OUT</sub> =0, EN=0, V <sub>IN</sub> =4.2	V		0.1	1.0	μА
$V_{\text{UVLO}}$	Under-Voltage Lockout	V <sub>IN</sub> Rising		2.0	2.20	2.35	V
V <sub>UVLO_HYS</sub>	Under-Voltage Lockout Hysteresis		100		200		mV
V <sub>PG(OL)</sub>	PG Low	I <sub>PG</sub> =5 mA				0.4	V
I <sub>PG_LK</sub>	PG Leakage Current	V <sub>PG</sub> =5 V				1	μΑ
$V_{IH}$	Logic Level High EN, VSEL, BYP		7	1.2			V
$V_{IL}$	Logic Level Low EN, VSEL, BYP			V		0.4	V
R <sub>LOW</sub>	Logic Control Pin Pull Downs (LOW Active)	BYP, VSEL, EN			300		kΩ
I <sub>PD</sub>	Weak Current Source Pull-Down	BYP, VSEL, EN			100		nA
$V_{REG}$	Output Voltage Accuracy	Target V <sub>OUT</sub> relative to GND, DC, V <sub>OUT</sub> -V <sub>IN</sub> > 100 mV		-2		4	%
$V_{TRSP}$	Load Transient Response	500 – 1250 mA, V <sub>IN</sub> =3.0 V			±4		%
t <sub>ON</sub>	On-Time	V <sub>IN</sub> =3.0 V, V <sub>OUT</sub> =3.5 V, Load >1 A			80		ns
f <sub>SW</sub>	Switching Frequency	V <sub>IN</sub> =3.0 V, V <sub>OUT</sub> =3.5 V, Load=1 A		2.0	2.5	3.0	MH
I <sub>V_LIM</sub>	Boost Valley Current Limit	V <sub>IN</sub> =2.6 V		3.3	3.7	4.1	Α
I <sub>V_LIM_SS</sub>	Boost Valley Current Limit During SS	V <sub>IN</sub> =2.6 V			1.8		Α
	Soft-Start Input Current Limit	LIN1	Fast	1/4	900		mA
I <sub>SS_PK</sub>	Soit-Start Input Current Limit	LIN2	Fast		1800	7	mΑ
t <sub>SS</sub>	Soft-Start EN HIGH to Regulation	Fast, 50 Ω Load			600		μS
$V_{OVP}$	Output Over-Voltage Protection Threshold				6.0	6.3	V
V <sub>OVP_HYS</sub>	Output Over-Voltage Protection Hysteresis				300		mV
R <sub>DS(ON)N</sub>	N-Channel Boost Switch R <sub>DS(ON)</sub>	V <sub>IN</sub> =3.5 V			85	120	mΩ
$R_{DS(ON)P}$	P-Channel Sync Rectifier R <sub>DS(ON)</sub>	V <sub>IN</sub> =3.5 V			65	85	mΩ
$R_{\text{DS}(\text{ONBYP}}$	P-Channel Bypass Switch R <sub>DS(ON)</sub>	V <sub>IN</sub> =3.5 V			65	85	mΩ
T <sub>120A</sub>	T120 Activation Threshold				120		°C
T <sub>120R</sub>	T120 Release Threshold				100		°C
T <sub>150T</sub>	T150 Threshold				150		ç
T <sub>150H</sub>	T150 Hysteresis				20		ç
t <sub>RST</sub>	FAULT Restart Timer				20		ms

## **Typical Characteristics**

Unless otherwise specified; V<sub>IN</sub> = 3.0 V,V<sub>OUT</sub> = 3.5 V, VSEL=0 V, and T<sub>A</sub> = 25°C; circuit and components according to Figure 1.







Figure 5. Efficiency vs. Load Current and Input Voltage









Figure 7. Efficiency vs. Load Current and Input Voltage,  $V_{\text{OUT}}$ =3.3 V

Figure 8. Efficiency vs. Load Current and Temperature,  $$V_{\text{OUT}}$=$3.3 \text{ V}$$ 






Figure 9. Output Regulation vs. Load Current and Input Voltage (Normalized to 3.0 V<sub>IN</sub>, 500 mA Load)

Figure 10. Output Regulation vs. Load Current and Temperature (Normalized to 3.0  $V_{IN}$ , 500 mA Load,  $T_A$ =25°C)

## Typical Characteristics (Continued)

Unless otherwise specified;  $V_{IN} = 3.0 \text{ V}$ ,  $V_{OUT} = 3.5 \text{ V}$ , VSEL=0 V, and  $T_A = 25^{\circ}\text{C}$ ; circuit and components according to Figure 1.





Figure 11. Quiescent Current vs. Input Voltage and Temperature, Auto Bypass

Figure 12. Quiescent Current vs. Input Voltage, Temperature, Forced Bypass (Low I<sub>Q</sub>)







Figure 13. Output Ripple vs. Load Current and Input Voltage

Figure 14. Switching Frequency vs. Load Current and Input Voltage







Figure 15. Startup, 50 Ω Load

Figure 16. Overload Protection

### Typical Characteristics (Continued)

Unless otherwise specified; V<sub>IN</sub> = 3.0 V, V<sub>OUT</sub> = 3.5 V, VSEL=0 V, and T<sub>A</sub> = 25°C; circuit and components according to Figure 1.







Figure 17. Load Transient, 100-500 mA, 100 ns Edge

Figure 18. Transient Overload, 1.0-2.5 A, 100 ns Edge







Figure 19. Line Transient, 3.0-3.6 V<sub>IN</sub>, 10 µs Edge, 1.0 A Load

Figure 20. Line Transient, 3.3-3.9 V<sub>IN</sub>, 10 µs Edge, 1.0 A Load






Figure. 21 Bypass Entry / Exit, Slow V<sub>IN</sub> Ramp 1 ms Edge, 500 mA Load, 3.2 - 3.8 V<sub>IN</sub>

Figure 22. V<sub>SEL</sub> Step, V<sub>IN</sub>=3.0 V, 500 mA Load

# **Circuit Description**

FAN48632 is a synchronous boost regulator, typically operating at 2.5 MHz in Continuous Conduction Mode (CCM), which occurs at moderate to heavy load current and low  $V_{\text{IN}}$  voltages. The regulator includes a Bypass Mode that activates when  $V_{\text{IN}}$  is above the boost regulator's set point.

In anticipation of a heavy load transition, the set point can be adjusted upward by fixed amounts with the VSEL pin to reduce the required system headroom during lighter-load operation to save power.

Table 2. Operating States

Mode	Description	Invoked When
LIN	Linear Startup	V <sub>IN</sub> > V <sub>OUT</sub>
SS	Boost Soft-Start	$V_{OUT} < V_{OUT(MIN)}$
BST	Boost Operating Mode	$V_{OUT} = V_{OUT(MIN)}$
BPS	True Bypass Mode	$V_{IN} > V_{OUT(MIN)}$

#### **Boost Mode**

The FAN48632 uses a current-mode modulator to achieve excellent transient response and smooth transitions between CCM and Discontinuous Conduction Mode (DCM) operation. During CCM operation, the device maintains a switching frequency of about 2.5 MHz. In light-load operation (DCM), frequency is reduced to maintain high efficiency.

Table 3. Boost Startup Sequence

Start State	Entry	Exit	End State	Timeout (µs)	
LIN1	V <sub>IN</sub> > UVLO, EN=1	$V_{OUT} > V_{IN}$ -300 mV	SS		
	14		LIN2	512	
LIN2	LIN1 Exit	$V_{OUT} > V_{IN}$ -300 mV	SS		
		TIMEOUT	FAULT	1024	
SS	LIN1 or LIN2 Exit	V <sub>OUT</sub> =V <sub>OUT(MIN)</sub>	BST		
		OVERLOAD TIMEOUT	FAULT	64	

### Shutdown and Startup

If EN is LOW, all bias circuits are off and the regulator is in Shutdown Mode. During shutdown, current flow is prevented from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ , as well as reverse flow from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$ . During startup, it is recommended to keep DC current draw below 500 mA.

#### **LIN State**

When EN is HIGH and  $V_{IN} > UVLO$ , the regulator attempts to bring  $V_{OUT}$  within 300 mV of  $V_{IN}$  using the internal fixed current source from  $V_{IN}$  (Q3). The current is limited to LIN1 set point.

If  $V_{OUT}$  reaches  $V_{IN}$ -300 mV during LIN1 Mode, the SS state is initiated. Otherwise, LIN1 times out after 512  $\mu s$  and LIN2 Mode is entered.

In LIN2 Mode, the current source is incremented to 2 A. If  $V_{OUT}$  fails to reach  $V_{\text{IN}}\text{-}300$  mV after 1024  $\mu s,$  a fault condition is declared.

#### SS State

Upon the successful completion of the LIN state ( $V_{OUT} \ge V_{IN}$ -300 mV), the regulator begins switching with boost pulses current limited to 50% of nominal level.

During SS state,  $V_{\text{OUT}}$  is ramped up by stepping the internal reference. If  $V_{\text{OUT}}$  fails to reach regulation during the SS ramp sequence for more than 64  $\mu$ s, a fault condition is declared. If large  $C_{\text{OUT}}$  is used, the reference is automatically stepped slower to avoid excessive input current draw.

#### **BST State**

This is a normal operating state of the regulator.

#### **BPS State**

If  $V_{\text{IN}}$  is above  $V_{\text{REG}}$  when the SS Mode successfully completes, the device transitions directly to BPS Mode.

#### **FAULT State**

The regulator enters the FAULT state under any of the following conditions:

- V<sub>OUT</sub> fails to achieve the voltage required to advance from LIN state to SS state.
- V<sub>OUT</sub> fails to achieve the voltage required to advance from SS state to BST state.
- Boost current limit triggers for 2 ms during the BST state.
- V<sub>DS</sub> protection threshold is exceeded during BPS state.

Once a fault is triggered, the regulator stops switching and presents a high-impedance path between  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ . After waiting 20 ms, a restart is attempted.

#### **Power Good**

Power good is 0 FAULT, 1 POWER GOOD, open-drain input.

The Power good pin is provided for signaling the system when the regulator has successfully completed soft-start and no faults have occurred. Power good also functions as an early warning flag for high die temperature and overload conditions.

- PG is released HIGH when the soft-start sequence is successfully completed.
- PG is pulled LOW when PMOS current limit has triggered for 64 µs OR the die the temperature exceeds 120°C. PG is re-asserted when the device cools below to 100°C.
- Any FAULT condition causes PG to be de-asserted.

#### **Over-Temperature**

The regulator shuts down when the die temperature exceeds 150°C. Restart occurs when the IC has cooled by approximately 20°C.

### **Bypass Operation**

In normal operation, the device automatically transitions from Boost Mode to Bypass Mode, if  $V_{\text{IN}}$  goes above target  $V_{\text{OUT}}$ . In Bypass Mode, the device fully enhances both Q1 and Q3 to provide a very low impedance path from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ . Entry to the Bypass Mode is triggered by condition where  $V_{\text{IN}} > V_{\text{OUT}}$  and no switching has occurred during past 5  $\mu s$ . To soften the entry to Bypass Mode, Q3 is driven as a linear current source for the first 5  $\mu s$ . Bypass Mode exit is triggered when  $V_{\text{OUT}}$  reaches the target  $V_{\text{OUT}}$  voltage. During Automatic Bypass Mode, the device is short-circuit protected by voltage comparator tracking the voltage drop from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ ; if the drop exceeds 200 mV, a FAULT is declared.

With sufficient load to enforce CCM operation, the Bypass Mode to Boost Mode transition occurs at the target  $V_{\text{OUT}}$ . The corresponding input voltage at the transition point is:

$$V_{IN} \leq V_{OUT} + I_{LOAD} \bullet (DCR_L + R_{DS(ON)P}) \parallel R_{DS(ON)BYP}$$
 EQ. 1

The Bypass Mode entry threshold has  $25\,\text{mV}$  hysteresis imposed at VOUT to prevent cycling between modes. The transition from Boost Mode to Bypass Mode occurs at the target  $V_{\text{OUT}}+25\,\text{mV}$ . The corresponding input voltage is:

$$V_{\mathit{IN}} \geq V_{\mathit{OUT}} + 25mV + I_{\mathit{LOAD}} \bullet (DCR_{\mathit{L}} + R_{\mathit{DS(ON)P}})$$
 EQ. 2

### **Forced Bypass**

Entry to Forced Bypass Mode initiates with a current limit on Q3 and then proceeds to a true bypass state. To prevent reverse current to the battery, the device waits until output discharges below  $V_{\text{IN}}$  before entering Forced Bypass Mode.

Low-I $_{\rm Q}$  Forced Bypass Mode is available for the FAN48632. After the transition is complete, most of the internal circuitry is disabled to minimize quiescent current draw. OCP, UVLO, output OVP and over-temperature protections are inactive in Forced Bypass Mode.

In Forced Bypass Mode, Vout can follow Vin below Vout(MIN).

#### **VSEL**

 $V_{SEL}$  can be asserted in anticipation of a positive load transient. Raising  $V_{SEL}$  increases  $V_{OUT(MIN)}$  by a fixed amount and  $V_{OUT}$  is stepped to the corresponding target output voltage in 20 µs. The functionality can also be utilized to mitigate undershoot during severe line transients, while minimizing  $V_{OUT}$  during more benign operating conditions to save power.

# **Application Information**

### Output Capacitance (Cout)

### Stability

The effective capacitance (C<sub>EFF</sub>) of small, high-value, ceramic capacitors decreases as bias voltage increases.

FAN48632 is guaranteed for stable operation with the minimum value of  $C_{EFF}$  ( $C_{EFF(MIN)}$ ) of 14  $\mu F$ .

C<sub>EFF</sub> varies with manufacturer, material, and case size.

#### Inductor Selection

The recommended nominal inductance value is 0.47  $\mu\text{H}.$ 

FAN48632 employs valley-current limiting; peak inductor current can exceed4.4 A for a short duration during overload conditions. Saturation effects cause the inductor current ripple to become higher under high loading as only valley of the inductor current ripple is controlled.

#### Startup

Input current limiting is in effect during soft-start, which limits the current available to charge  $C_{\text{OUT}}$  and any additional capacitance on the  $V_{\text{OUT}}$  line. If the output fails to achieve regulation within the limits described in the Startup section, a FAULT occurs, causing the circuit to shut down then restart after a significant time period. If the total combined output capacitance is very high, the circuit may not start on the first attempt, but eventually achieves regulation if no load is present. If a high-current load and high capacitance are both present during soft-start, the circuit may fail to achieve regulation and continually attempts soft-start, only to have the output capacitance discharged by the load when in a FAULT state.

### **Output Voltage Ripple**

Output voltage ripple is inversely proportional to  $C_{\text{OUT}}$ . During  $t_{\text{ON}}$ , when the boost switch is on, all load current is supplied by  $C_{\text{OUT}}$ . Output ripple is calculated as:

$$V_{RIPPLE (P-P)} = t_{ON} \bullet \frac{I_{LOAD}}{C_{OUT}}$$
 EQ. 3

and

$$t_{ON} = t_{SW} \bullet D = t_{SW} \bullet \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
 EQ. 4

therefore:

$$V_{RIPPLE \, (P-P)} = t_{SW} \bullet \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \bullet \frac{I_{LOAD}}{C_{\mathrm{OUT}}}$$
 EQ. 5

and

$$t_{SW} = \frac{1}{f_{SW}}$$
 EQ. 6

As can be seen from EQ. 5, the maximum  $V_{\text{RIPPLE}}$  occurs when  $V_{\text{IN}}$  is at minimum and  $I_{\text{LOAD}}$  is at maximum.

### 2.0 A Pulsed Loads for GSM Applications

The FAN48632 can support 2 A load pulses for GSM and GSM Edge applications, according to the minimum  $V_{\text{IN}}$  levels shown in Figure 23.




Figure 23. Minimum V<sub>IN</sub> for 2 A GSM Pulse, 3.5 V<sub>OUT</sub>

Results shown use circuit/components of Figure 1 with device mounted on standard evaluation platform (layout Figure 24).

# **Layout Recommendation**

To minimize spikes at  $V_{\text{OUT}}$ ,  $C_{\text{OUT}}$  must be placed as close as possible to PGND and VOUT, as shown in Figure 24. The associated PGND and  $V_{\text{OUT}}$  routes are best made directly on the top copper layer, rather than thru vias.

For thermal reasons, it is suggested to maximize the pour area for all planes other than SW. Especially the ground pour should be set to fill all available PCB surface area and tied to internal layers with a cluster of thermal vias.






Figure 24. Layout Recommendation

# **Physical Dimensions**





**BOTTOM VIEW** 

#### **NOTES**

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 1994.
- D DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E. PACKAGE NOMINAL HEIGHT IS 586 ± 39 MICRONS (547-625 MICRONS).
- F. FOR DIMENSIONS D,E,X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILNAME: MKT-UC016AF rev1

Figure 25. 16-Ball, 4x4 Array, 0.4 mm Pitch, 250 µm Ball, Wafer-Level Chip-Scale Package (WLCSP)

#### **Product-Specific Dimensions**

D	_	E	X	Υ
1.780 ±	0.030	1.780 ±0.030	0.290	0.290

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/dwg/UC/UC016AF.pdf">http://www.fairchildsemi.com/dwg/UC/UC016AF.pdf</a>

For current packing container specifications, visit Fairchild Semiconductor's online packaging area: <a href="http://www.fairchildsemi.com/packing\_dwg/PKG-UC016AF.pdf">http://www.fairchildsemi.com/packing\_dwg/PKG-UC016AF.pdf</a>



#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ AX-CAP® FRFET® BitSiC™ Global Power Resource Build it Now™ GreenBridge™ CorePLUS™ Green FPS™ Green FPS™ e-Series™ CorePOWER™

CROSSVOLT™ Gmax™ GTO™ CTL™ Current Transfer Logic™ IntelliMAX™ DEUXPEED<sup>®</sup> ISOPLANAR™

Making Small Speakers Sound Louder Dual Cool™

EcoSPARK<sup>®</sup> EfficientMax™ ESBC<sup>1</sup>

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT FAST® FastvCore™ FETBench™

and Better MegaBuck™ MICROCOUPLERTM MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver<sup>®</sup> OptoHiT™ OPTOLOGIC® **OPTOPLANAR®** 

PowerTrench® PowerXS™

Programmable Active Droop™

**QFET** QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™ SPM®

STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS<sup>®</sup> SyncFET\*\* Sync-Lock™

SYSTEM STERNES TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™

TranSiC™ TriFault Detect™ TRUECURRENT®\* uSerDes™

Ultra FRFET™ UniFET<sup>1</sup> **VCX™** VisualMax™ VoltagePlus™ XS™ 仙童™

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FPS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 168