

CA3049, CA3102

Dual High Frequency Differential Amplifiers For Low Power Applications Up to 500MHz

December 1998

Features

- Power Gain 23dB (Typ) 200MHz
- Noise Figure 4.6dB (Typ)..... 200MHz
- Two Differential Amplifiers on a Common Substrate
- Independently Accessible Inputs and Outputs
- Full Military Temperature Range -55°C to 125°C

Applications

- VHF Amplifiers
- VHF Mixers
- Multifunction Combinations - RF/Mixer/Oscillator;
 Converter/IF
- IF Amplifiers (Differential and/or Cascode)
- Product Detectors
- Doubly Balanced Modulators and Demodulators
- Balanced Quadrature Detectors
- Cascade Limiters
- Synchronous Detectors
- Balanced Mixers
- Synthesizers
- Balanced (Push-Pull) Cascode Amplifiers
- Sense Amplifiers

Description

The CA3049T and CA3102 consist of two independent differential amplifiers with associated constant current transistors on a common monolithic substrate. The six transistors which comprise the amplifiers are general purpose devices which exhibit low 1/f noise and a value of f_T in excess of 1GHz. These feature make the CA3049T and CA3102 useful from DC to 500MHz. Bias and load resistors have been omitted to provide maximum application flexibility.

The monolithic construction of the CA3049T and CA3102 provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual channel applications where matched performance of the two channels is required.

The CA3102 is like the CA3049T except that it has a separate substrate connection for greater design flexibility.


Formerly Developmental Type No. TA6228.

Ordering Information


PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CA3049T	-55 to 125	12 Pin Metal Can	T12.B
CA3102E	-55 to 125	14 Ld PDIP	E14.3
CA3102M (3102)	-55 to 125	14 Ld SOIC	M14.15
CA3102M96 (3102)	-55 to 125	14 Ld SOIC Tape and Reel	M14.15

Pinouts

CA3102
 (PDIP, SOIC)
 TOP VIEW



CA3049
 (METAL CAN)
 TOP VIEW



CA3049, CA3102

Absolute Maximum Ratings

Collector-to-Emitter Voltage, V_{CEO}	15V
Collector-to-Base Voltage, V_{CBO}	20V
Collector-to-Substrate Voltage, V_{CIO} (Note 1)	20V
Emitter-to-Base Voltage, V_{EBO}	5V
Collector Current, I_C	50mA

Operating Conditions

Temperature Range	-55°C to 125°C
-------------------	----------------

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (°C/W)
Metal Can Package	225
PDIP Package	130
SOIC Package	140
Maximum Power Dissipation (Any One Transistor)	300mW
Maximum Junction Temperature (Can Package)	175°C
Maximum Junction Temperature (Plastic Package)	150°C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. The collector of each transistor of the CA3049T and CA3102 is isolated from the substrate by an integral diode. The substrate (Terminal 9) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.
2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $T_A = 25^\circ\text{C}$

PARAMETER	SYMBOL	TEST CONDITIONS	CA3102			CA3049			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
DC CHARACTERISTICS FOR EACH DIFFERENTIAL AMPLIFIER										
Input Offset Voltage (Figures 1, 4)	V _{IO}		-	0.25	5.0	-	0.25	-	mV	
Input Offset Current (Figure 1)	I _{IO}	I ₃ = I ₉ = 2mA	-	0.3	3.0	-	0.3	-	μA	
Input Bias Current (Figures 1, 5)	I _B		-	13.5	33	-	13.5	33	μA	
Temperature Coefficient Magnitude of Input Offset Voltage	$\frac{ \Delta V_{IO} }{\Delta T}$		-	1.1	-	-	1.1	-	μV/°C	
DC CHARACTERISTICS FOR EACH TRANSISTOR										
DC Forward Base-to-Emitter Voltage (Figure 6)	V _{BE}	V _{CE} = 6V, I _C = 1mA	674	774	874	-	774	-	mV	
Temperature Coefficient of Base-to-Emitter Voltage (Figure 6)	$\frac{\Delta V_{BE}}{\Delta T}$	V _{CE} = 6V, I _C = 1mA	-	-0.9	-	-	-0.9	-	mV/°C	
Collector Cutoff Current (Figure 7)	I _{CBO}	V _{CB} = 10V, I _E = 0	-	0.0013	100	-	0.0013	100	nA	
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1mA, I _B = 0	15	24	-	15	24	-	V	
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	I _C = 10μA, I _E = 0	20	60	-	20	60	-	V	
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	I _C = 10μA, I _B = I _E = 0	20	60	-	20	60	-	V	
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10μA, I _C = 0	5	7	-	5	7	-	V	
DYNAMIC CHARACTERISTICS FOR EACH DIFFERENTIAL AMPLIFIER										
1/f Noise Figure (For Single Transistor) (Figure 12)	NF	f = 100kHz, R _S = 500Ω, I _C = 1mA	-	1.5	-	-	1.5	-	dB	
Gain Bandwidth Product (For Single Transistor) (Figure 11)	f _T	V _{CE} = 6V, I _C = 5mA	-	1.35	-	-	1.35	-	GHz	
Collector-Base Capacitance (Figure 8)	C _{CB}	I _C = 0, V _{CB} = 5V	Note 3	-	0.28	-	-	0.28	-	pF
			Note 4	-	0.15	-	-	0.28	-	pF
Collector-Substrate Capacitance (Figure 8)	C _{CI}	I _C = 0, V _{CI} = 5V	-	1.65	-	-	1.65	-	pF	

CA3049, CA3102

Electrical Specifications $T_A = 25^\circ\text{C}$ (Continued)


PARAMETER	SYMBOL	TEST CONDITIONS	CA3102			CA3049			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Common Mode Rejection Ratio	CMRR	$I_3 = I_9 = 2\text{mA}$	-	100	-	-	100	-	dB
AGC Range, One Stage (Figure 2)	AGC	Bias Voltage = -6V	-	75	-	-	75	-	dB
Voltage Gain, Single-Ended Output (Figures 2, 9, 10)	A	Bias Voltage = -4.2V, $f = 10\text{MHz}$	18	22	-	-	22	-	dB
Insertion Power Gain (Figure 3)	G_p	$V_{CC} = 12\text{V}$, For Cascode Configuration	-	23	-	-	23	-	dB
Noise Figure (Figure 3)	NF	For Cascode Configuration	-	4.6	-	-	4.6	-	dB
Input Admittance	Y_{11}	$I_3 = I_9 = 2\text{mA}$, For Diff. Amp. Configuration	-	$1.5 + j2.45$	-	-	$1.5 + j2.45$	-	mS
		$I_3 = I_9 = 4\text{mA}$ (Each Collector) $I_C \approx 2\text{mA}$ $f = 200\text{MHz}$	-	$0.878 + j1.3$	-	-	$0.878 + j1.3$	-	mS
Reverse Transfer Admittance	Y_{12}	Cascode	-	$0.0 - j0.008$	-	-	$0.0 - j0.008$	-	mS
		Diff. Amp.	-	$0.0 - j0.013$	-	-	$0.0 - j0.013$	-	mS
Forward Transfer Admittance	Y_{21}	Cascode (Figures 26, 28, 30)	-	$17.9 - j30.7$	-	-	$17.9 - j30.7$	-	mS
		Diff. Amp. (Figures 27, 29, 31)	-	$-10.5 + j13$	-	-	$-10.5 + j13$	-	mS
Output Admittance	Y_{22}	Cascode (Figures 20, 22, 24)	-	$-0.503 - j15$	-	-	$-0.503 - j15$	-	mS
		Diff. Amp. (Figures 21, 23, 25)	-	$0.071 + j0.62$	-	-	$0.071 + j0.62$	-	mS

NOTES:


- Terminals 1 and 14 or 7 and 8 (CA3102). Terminals 1 and 12 or 6 and 7 (CA3049T).
- Terminals 13 and 4 or 6 and 11 (CA3102). Terminals 10 and 11 or 4 and 5 (CA3049T).

Schematic Diagrams

CA3102E, CA3102M



CA3049T



Test Circuits




FIGURE 1. DC CHARACTERISTICS TEST CIRCUIT FOR CA3102




FIGURE 2. AGC RANGE AND VOLTAGE GAIN TEST CIRCUIT FOR CA3102




FIGURE 3. 200MHz CASCODE POWER GAIN AND NOISE FIGURE TEST CIRCUIT

Typical Performance Curves




FIGURE 4. INPUT OFFSET VOLTAGE vs EMITTER CURRENT




FIGURE 5. INPUT BIAS CURRENT vs EMITTER CURRENT




FIGURE 6. BASE-TO-EMITTER VOLTAGE vs COLLECTOR CURRENT




FIGURE 7. COLLECTOR CUTOFF CURRENT vs TEMPERATURE




FIGURE 8. CAPACITANCE vs DC BIAS VOLTAGE




FIGURE 9. VOLTAGE GAIN vs DC BIAS VOLTAGE

Typical Performance Curves (Continued)




FIGURE 10. VOLTAGE GAIN vs FREQUENCY




FIGURE 11. GAIN BANDWIDTH PRODUCT vs COLLECTOR CURRENT




FIGURE 12. $1/f$ NOISE FIGURE vs COLLECTOR CURRENT




FIGURE 13. $1/f$ NOISE FIGURE vs COLLECTOR CURRENT




FIGURE 14. INPUT ADMITTANCE (Y_{11}) vs FREQUENCY
















FIGURE 15. INPUT ADMITTANCE (Y_{11}) vs FREQUENCY

Typical Performance Curves (Continued)

FIGURE 16. INPUT ADMITTANCE (Y_{11}) vs COLLECTOR SUPPLY VOLTAGEFIGURE 17. INPUT ADMITTANCE (Y_{11}) vs COLLECTOR SUPPLY VOLTAGEFIGURE 18. INPUT ADMITTANCE (Y_{11}) vs EMITTER CURRENTFIGURE 19. INPUT ADMITTANCE (Y_{11}) vs EMITTER CURRENTFIGURE 20. OUTPUT ADMITTANCE (Y_{22}) vs FREQUENCYFIGURE 21. OUTPUT ADMITTANCE (Y_{22}) vs FREQUENCY

Typical Performance Curves (Continued)

FIGURE 22. OUTPUT ADMITTANCE (Y_{22}) vs COLLECTOR SUPPLY VOLTAGEFIGURE 23. OUTPUT ADMITTANCE (Y_{22}) vs COLLECTOR SUPPLY VOLTAGEFIGURE 24. OUTPUT ADMITTANCE (Y_{22}) vs EMITTER CURRENTFIGURE 25. OUTPUT ADMITTANCE (Y_{22}) vs EMITTER CURRENTFIGURE 26. FORWARD TRANSFER ADMITTANCE (Y_{21}) vs FREQUENCYFIGURE 27. FORWARD TRANSFER ADMITTANCE (Y_{21}) vs FREQUENCY

Typical Performance Curves (Continued)




FIGURE 28. FORWARD TRANSFER ADMITTANCE (Y_{21}) vs COLLECTOR SUPPLY VOLTAGE




FIGURE 29. FORWARD TRANSFER ADMITTANCE (Y_{21}) vs COLLECTOR SUPPLY VOLTAGE




FIGURE 30. FORWARD TRANSFER ADMITTANCE (Y_{21}) vs EMITTER CURRENT




FIGURE 31. FORWARD TRANSFER ADMITTANCE (Y_{21}) vs EMITTER CURRENT