


SN75ALS192  
QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS007D – JULY 1985 – REVISED APRIL 1998

- Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11
- Designed to Operate up to 20 Mbaud
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output-Enable Inputs
- Improved Replacement for the AM26LS31



description

The four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendations V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.

High-impedance inputs maintain low input currents, less than 1  $\mu$ A for a high level and less than 100  $\mu$ A for a low level. Complementary output-enable inputs (G and  $\overline{G}$ ) allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 Mbit/s and is designed to operate with the SN75ALS193 quadruple line receiver.

The SN75ALS192 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE  
(each driver)

| INPUT<br>A | ENABLES |                | OUTPUTS |   |
|------------|---------|----------------|---------|---|
|            | G       | $\overline{G}$ | Y       | Z |
| H          | H       | X              | H       | L |
| L          | H       | X              | L       | H |
| H          | X       | L              | H       | L |
| L          | X       | L              | L       | H |
| X          | L       | H              | Z       | Z |

H = high level, L = low level, X = irrelevant,  
Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1998, Texas Instruments Incorporated

# SN75ALS192

## QUADRUPLE DIFFERENTIAL LINE DRIVER


SLLS007D – JULY 1985 – REVISED APRIL 1998

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|                                                              |                              |
|--------------------------------------------------------------|------------------------------|
| Supply voltage, $V_{CC}$ (see Note 1)                        | 7 V                          |
| Input voltage, $V_I$                                         | 7 V                          |
| Off-state output voltage                                     | 6 V                          |
| Continuous total dissipation                                 | See Dissipation Rating Table |
| Storage temperature range, $T_{stg}$                         | –65°C to 150°C               |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C                        |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values except differential output voltage,  $V_{OD}$ , are with respect to network ground terminal.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \leq 25^\circ\text{C}$<br>POWER RATING | DERATING FACTOR<br>ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 70^\circ\text{C}$<br>POWER RATING | $T_A = 125^\circ\text{C}$<br>POWER RATING |
|---------|---------------------------------------------|---------------------------------------------------|------------------------------------------|-------------------------------------------|
| D       | 950 mW                                      | 7.6 mW/°C                                         | 608 mW                                   | N/A                                       |
| N       | 1150 mW                                     | 9.2 mW/°C                                         | 736 mW                                   | N/A                                       |

recommended operating conditions

|                                       | MIN  | NOM | MAX  | UNIT |
|---------------------------------------|------|-----|------|------|
| Supply voltage, $V_{CC}$              | 4.75 | 5   | 5.25 | V    |
| High level input voltage, $V_{IH}$    | 2    |     |      | V    |
| Low-level input voltage, $V_{IL}$     |      |     | 0.8  | V    |
| High-level output current, $I_{OH}$   |      |     | –20  | mA   |
| Low-level output current, $I_{OL}$    |      |     | 20   | mA   |
| Operating free-air temperature, $T_A$ | 0    |     | 70   | °C   |

# SN75ALS192

## QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS007D – JULY 1985 – REVISED APRIL 1998

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER                                                                        | TEST CONDITIONS <sup>†</sup>                      | MIN                     | TYP <sup>‡</sup> | MAX       | UNIT          |
|----------------------------------------------------------------------------------|---------------------------------------------------|-------------------------|------------------|-----------|---------------|
| $V_{IK}$ Input clamp voltage                                                     | $V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$    |                         |                  | -1.5      | V             |
| $V_{OH}$ High-level output voltage                                               | $V_{CC} = \text{MIN}$ , $I_{OH} = -20 \text{ mA}$ | 2.5                     |                  |           | V             |
| $V_{OL}$ Low-level output voltage                                                | $V_{CC} = \text{MIN}$ , $I_{OL} = 20 \text{ mA}$  |                         |                  | 0.5       | V             |
| $V_O$ Output voltage                                                             | $V_{CC} = \text{MAX}$ , $I_O = 0$                 | 0                       |                  | 6         | V             |
| $ V_{OD1} $ Differential output voltage                                          | $V_{CC} = \text{MIN}$ , $I_O = 0$                 | 1.5                     |                  | 6         | V             |
| $ V_{OD2} $ Differential output voltage                                          | $R_L = 100 \Omega$ , See Figure 1                 | $1/2 V_{OD1}$ or $2^S$  |                  |           | V             |
| $\Delta V_{OD} $ Change in magnitude of differential output voltage <sup>¶</sup> | $R_L = 100 \Omega$ , See Figure 1                 |                         |                  | $\pm 0.2$ | V             |
| $V_{OC}$ Common-mode output voltage <sup>#</sup>                                 | $R_L = 100 \Omega$ , See Figure 1                 |                         |                  | $\pm 3$   | V             |
| $\Delta V_{OC} $ Change in magnitude of common-mode output voltage <sup>¶</sup>  | $R_L = 100 \Omega$ , See Figure 1                 |                         |                  | $\pm 0.2$ | V             |
| $I_O$ Output current with power off                                              | $V_{CC} = 0$                                      | $V_O = 6 \text{ V}$     |                  | 100       | $\mu\text{A}$ |
|                                                                                  |                                                   | $V_O = -0.25 \text{ V}$ |                  | -100      |               |
| $I_{OZ}$ Off-state (high-impedance state) output current                         | $V_{CC} = \text{MAX}$                             | $V_O = 0.5 \text{ V}$   |                  | -20       | $\mu\text{A}$ |
|                                                                                  |                                                   | $V_O = 2.5 \text{ V}$   |                  | 20        |               |
| $I_I$ Input current at maximum input voltage                                     | $V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$       |                         |                  | 100       | $\mu\text{A}$ |
| $I_{IH}$ High-level input current                                                | $V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$     |                         |                  | 20        | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current                                                 | $V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$     |                         |                  | -200      | $\mu\text{A}$ |
| $I_{OS}$ Short-circuit output current <sup>  </sup>                              | $V_{CC} = \text{MAX}$                             | -30                     |                  | -150      | mA            |
| $I_{CC}$ Supply current (all drivers)                                            | $V_{CC} = \text{MAX}$ , All outputs disabled      |                         | 26               | 45        | mA            |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .

<sup>S</sup> The minimum  $V_{OD2}$  with a  $100\text{-}\Omega$  load is either  $1/2 V_{OD1}$  or  $2 \text{ V}$ , whichever is greater.

<sup>¶</sup>  $|V_{OD}|$  and  $|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

<sup>#</sup> In ANSI Standard EIA/TIA-422-B,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ .

<sup>||</sup> Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

**switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$  (see Figure 2)**

| PARAMETER                                                  | TEST CONDITIONS                              | MIN | TYP | MAX | UNIT |
|------------------------------------------------------------|----------------------------------------------|-----|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | S1 and S2 open, $C_L = 30 \text{ pF}$        |     | 6   | 13  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output | S1 and S2 open, $C_L = 30 \text{ pF}$        |     | 9   | 14  | ns   |
| Output-to-output skew                                      | S1 and S2 open, $C_L = 30 \text{ pF}$        |     | 3   | 6   | ns   |
| $t_{PZH}$ Output enable time to high level                 | S1 open and S2 closed                        |     | 11  | 15  | ns   |
| $t_{PZL}$ Output enable time to low level                  | S1 closed and S2 open                        |     | 16  | 20  | ns   |
| $t_{PHZ}$ Output disable time from high level              | S1 open and S2 closed, $C_L = 10 \text{ pF}$ |     | 8   | 15  | ns   |
| $t_{PLZ}$ Output disable time from low level               | S1 and S2 closed, $C_L = 10 \text{ pF}$      |     | 18  | 20  | ns   |



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages



- NOTES:
- A. When measuring propagation delay times and skew, switches S1 and S2 are open.
  - B. Each enable is tested separately.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D.  $C_L$  includes probe and jig capacitance.
  - E. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O \approx 50\ \Omega$ ,  $t_r \leq 15\text{ ns}$ , and  $t_f \leq 6\text{ ns}$ .

Figure 2. Test Circuit and Voltage Waveforms

SN75ALS192  
QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS007D – JULY 1985 – REVISED APRIL 1998

TYPICAL CHARACTERISTICS†




Figure 3




Figure 4




Figure 5





Figure 6

NOTE A: The A input is connected to VCC during the testing of the Y outputs and to ground during the testing of the Z outputs.

NOTE A: The A input is connected to VCC during the testing of the Y outputs and to ground during the testing of the Z outputs.


† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

TYPICAL CHARACTERISTICS†



NOTE A: The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 7



NOTE B: The A input is connected to GND during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.


Figure 8

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

SN75ALS192  
QUADRUPLE DIFFERENTIAL LINE DRIVER


SLLS007D – JULY 1985 – REVISED APRIL 1998

TYPICAL CHARACTERISTICS†



NOTE A: The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 9




NOTE A: The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 10


† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

TYPICAL CHARACTERISTICS†



NOTE A: The A input is connected to GND during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

Figure 11



NOTE A: The A input is connected to GND during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

Figure 12




Figure 13




Figure 14

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

# SN75ALS192

## QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS007D – JULY 1985 – REVISED APRIL 1998

### TYPICAL CHARACTERISTICS




Figure 15

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



[>> Semiconductor Home](#) > [Products](#) > [Analog & Mixed-Signal](#) > [Interface Products](#) > [Transmitters and Receivers](#) >

## SN75ALS192, QUADRUPLER DIFFERENTIAL LINE DRIVER

Device Status: Active

- > [Description](#)
- > [Features](#)
- > [Datasheets](#)
- > [Pricing/Samples/Availability](#)
- > [Application Notes](#)
- > [Related Documents](#)
- > [Development Tools](#)
- > [Applications](#)

| Parameter Name        | SN75ALS192 |
|-----------------------|------------|
| Drivers Per Package   | 4          |
| Driver tpd (ns)       | 14         |
| Supply Voltage(s) (V) | 5          |
| ICC (max) (mA)        | 45         |
| Footprint             | AM26LS31   |

### Description

The four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendations V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.

High-impedance inputs maintain low input currents, less than 1 uA for a high level and less than 100 uA for a low level. Complementary output-enable inputs (G and G $\backslash$ ) allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 Mbit/s and is designed to operate with the SN75ALS193 quadruplex line receiver.

The SN75ALS192 is characterized for operation from 0°C to 70°C.

H = high level, L = low level, X = irrelevant, Z = high impedance (off)

### Features

- Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11
- Designed to Operate up to 20 Mbaud
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output-Enable Inputs

- Improved Replacement for the AM26LS31

To view the following documents, [Acrobat Reader 3.x](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

## Datasheets

Full datasheet in Acrobat PDF: [slls007d.pdf](#) (156 KB)

Full datasheet in Zipped PostScript: [slls007d.psz](#) (138 KB)

## Pricing/Samples/Availability

| Orderable Device | Package            | Pins | Temp (°C) | Status | Price/unit<br>USD (100-999) | Pack Qty | Availability / Samples               |
|------------------|--------------------|------|-----------|--------|-----------------------------|----------|--------------------------------------|
| SN75ALS192D      | <a href="#">D</a>  | 16   | 0 TO 70   | ACTIVE | 1.70                        | 40       | <a href="#">Check stock or order</a> |
| SN75ALS192DR     | <a href="#">D</a>  | 16   | 0 TO 70   | ACTIVE | 1.45                        | 2500     | <a href="#">Check stock or order</a> |
| SN75ALS192N      | <a href="#">N</a>  | 16   | 0 TO 70   | ACTIVE | 1.70                        | 25       | <a href="#">Check stock or order</a> |
| SN75ALS192NS     | <a href="#">NS</a> | 16   | 0 TO 70   | ACTIVE |                             |          | <a href="#">Check stock or order</a> |

## Application Reports

- [422 AND 485 OVERVIEW AND SYSTEM CONFIGURATIONS](#) (SLLA070 - Updated: 02/15/2000)
- [ANALOG APPLICATIONS JOURNAL, FEBRUARY 2000](#) (SLYT012A - Updated: 03/23/2000)
- [ANALOG APPLICATIONS JOURNAL, NOVEMBER 1999](#) (SLYT010A - Updated: 03/23/2000)
- [COMPARING BUS SOLUTIONS](#) (SLLA067 - Updated: 03/06/2000)
- [ELECTROSTATIC DISCHARGE APPLICATION NOTE](#) (SSYA008 - Updated: 05/05/1999)
- [JITTER ANALYSIS](#) (SLLA075 - Updated: 03/31/2000)
- [SKEW DEFINITIONS](#) (SLLA060 - Updated: 08/13/1999)
- [THERMAL CHARACTERISTICS OF LINEAR AND LOGIC PACKAGES USING JEDEC PCB DESIGNS](#) (SZZA017A - Updated: 09/15/1999)

## Related Documents

- [A STATISTICAL SURVEY OF COMMON-MODE NOISE](#) (SLLA057, 131 KB - Updated: 12/23/1999)

**Table Data Updated on: 6/2/2000**

[Search](#)
[Tech Support](#)
[Comments](#)
[Site Map](#)
[TI&ME](#)
[Home](#)

*(c) Copyright 2000 Texas Instruments Incorporated. All rights reserved.*

[Trademarks](#), [Important Notice!](#), [Privacy Policy](#)