- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

description

The 'ABT540 octal buffers and line drivers are ideal for driving bus lines or buffer memory address registers. The devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable $(\overline{OE1} \text{ or } \overline{OE2})$ input is high, all corresponding outputs are in the high-impedance state.

SN74ABT540 DB, DW, N, OR PW PACKAGE (TOP VIEW)										
OE1 [1 A1 [2 A2 [4	20 V _{CC} 19 OE2									

SN54ABT540 ... J OR W PACKAGE

А2 Ц	3	18	μтι
A3 [4	17] Y2
A4 [5	16] Y3
	6	15] Y4
A6 [7	14] Y5
A7 [8	13] Y6
A8 [9	12] Y7
GND [10	11] Y8

SN54ABT540 . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT540 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT540 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE									
	INPUTS	OUTPUT							
OE1	OE2	Α	Y						
L	L	L	Н						
L	L	Н	L						
Н	Х	Х	Z						
Х	Н	Х	Z						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54ABT540, SN74ABT540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS188C - FEBRUARY 1991 - REVISED JANUARY 1997

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}		
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high	or power-off state, V _O	
Current into any output in the low state, IO: SN	I54ÅBT540	
· · · ·		128 mA
Input clamp current, I _{IK} (V _I < 0)		–18 mA
Output clamp current, I_{OK} (V _O < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	DB package	115°C/W
		97°C/W
	N package	67°C/W
		128°C/W
Storage temperature range, T _{stg}		

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

			SN54A	BT540	SN74A	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	ply voltage					V
VIH	High-level input voltage	2	ĬEL	2		V	
VIL	Low-level input voltage	Itage				0.8	V
VI	VI Input voltage				0	VCC	V
ЮН	High-level output current		S	-24		-32	mA
IOL	Low-level output current		20	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
ТА	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABT540, SN74ABT540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS188C - FEBRUARY 1991 - REVISED JANUARY 1997

PARAMETER		TEST CONDITIONS		Т	T _A = 25°C			SN54ABT540		SN74ABT540		
PARAI	VIEIER	TEST COND	THUNS	MIN	TYP†	MAX	MIN	MAX	X MIN MAX		UNIT	
VIK		V _{CC} = 4.5 V,	lj = –18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5			
Maria		V _{CC} = 5 V,	I _{OH} = -3 mA	MIN TYP† MAX MIN MAX MIN MAX -1.2 -1.2 -1.2 -1.2 -1.2 -1.2 A 2.5 2.5 2.5 2.5 -1.2 -1.2 A 2.5 2.5 2.5 -1.2 -1.2 -1.2 A 3 3 3 -1.2 -1.2 -1.2 A 2 2 -1.2 -1.2 -1.2 -1.2 A 2 2 -1.2 -1.2 -1.2 -1.2 A 0.55 0.55 0.55 0.55 0.55 0.55 A 0.55* 0.55 0.55 0.55 0.55 A 0.555* 0.55 0.55 0.55 0.55 A 0.55 50 -50 -50 -50 A 0.50 50 -50 -16 -50 -16 h 1.55<		v						
VOH			I _{OH} = -24 mA	2			2				V	
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2			
Vai		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}					100			2			mV	
Ι		V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μΑ	
IOZH		V _{CC} = 5.5 V,	$V_{O} = 2.7 V$			50		50		50	μΑ	
IOZL		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50	4	2 –50		-50	μΑ	
loff		$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100	с Л			±100	μΑ	
ICEX		$V_{CC} = 5.5 \text{ V}, \text{ V}_{O} = 5.5 \text{ V}$	Outputs high			50	20	50		50	μΑ	
10‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	2 –50	-180	-50	-180	mA	
			Outputs high		1	250		250		MAX -1.2 -1.2 0.55 r ±1 μ 50 ±100 ±100 ±100 ±100 ±100 ±100 1.50 0.055 1.5 0.055 1.5	μΑ	
ICC		$V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low		24	30		30			mA	
			Outputs disabled		0.5	250		250		250	μΑ	
	Data	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5		
∆ICC§	inputs	Other inputs at V _{CC} or GND	Outputs disabled			0.05		0.05			mA	
	Control inputs	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5]	
Ci	-	V _I = 2.5 V or 0.5 V			3						pF	
Co		V _O = 2.5 V or 0.5 V			8						pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)			V _{CC} = 5 V, T _A = 25°C		SN54ABT540		SN74ABT540		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A	v	1	2.9	4.1	1	15	1	4.8	-
^t PHL		T	1	3.1	4.3	1	RE	1	4.8	ns
^t PZH	ŌĒ	V	1.1	3.4	4.9	1.1		1.1	5.9	ns
^t PZL	OE	I	1.1	3	5.8	32		1.1	6.4	115
^t PHZ		DE Y	1.5	5.3	6.8	0.5		1.5	7.3	ns
^t PLZ	UE	I	1.2	4.4	5.7	2 1.2		1.2	6.2	115



SCBS188C - FEBRUARY 1991 - REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated