


## Automotive fully integrated H-bridge motor driver

### Datasheet - production data



## Features

| Type       | R <sub>DS(on)</sub>    | I <sub>out</sub> | V <sub>ccmax</sub> |
|------------|------------------------|------------------|--------------------|
| VNH2SP30-E | 19 mΩ max<br>(per leg) | 30 A             | 41 V               |

- AEC-Q100 qualified
- 5 V logic level compatible inputs
- Undervoltage and overvoltage shutdown
- Overvoltage clamp
- Thermal shutdown
- Cross-conduction protection
- Linear current limiter
- Very low standby power consumption
- PWM operation up to 20 kHz
- Protection against loss of ground and loss of V<sub>CC</sub>
- Current sense output proportional to motor current
- Package: ECOPACK®



using STMicroelectronics well known and proven proprietary VIPower™ M0 technology which permits efficient integration on the same die of a true power MOSFET with intelligent signal/protection circuitry.

The low side switches are vertical MOSFETs manufactured using STMicroelectronics proprietary EHD (STripFET™) process. The three die are assembled in a MultiPowerSO-30 package on electrically isolated leadframes. This package, specifically designed for the harsh automotive environments, offers improved thermal performance thanks to exposed die pads. Moreover, its fully symmetrical mechanical design allows superior manufacturability at board level. The input signals IN<sub>A</sub> and IN<sub>B</sub> can directly interface with the microcontroller to select the motor direction and brake condition. The DIAG<sub>A</sub>/EN<sub>A</sub> or DIAG<sub>B</sub>/EN<sub>B</sub>, when connected to an external pull-up resistor, enable one leg of the bridge. They also provide a feedback digital diagnostic signal. The normal operating condition is explained in the truth table. The motor current can be monitored with the CS pin by delivering a current proportional to its value. The speed of the motor can be controlled in all possible conditions by the PWM up to 20 kHz. In all cases, a low level state on the PWM pin will turn off both the LS<sub>A</sub> and LS<sub>B</sub> switches. When PWM rises to a high level, LS<sub>A</sub> or LS<sub>B</sub> turn on again depending on the input pin state.

**Table 1. Device summary**

| Package         | Order code   |
|-----------------|--------------|
| Tape and reel   |              |
| MultiPowerSO-30 | VNH2SP30TR-E |

## Description

The VNH2SP30-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic high side driver and two low side switches. The high side driver switch is designed

## Contents

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Block diagram and pin description</b>  | <b>5</b>  |
| <b>2</b> | <b>Electrical specifications</b>  | <b>8</b>  |
| 2.1      | Absolute maximum ratings  | 8         |
| 2.2      | Electrical characteristics  | 9         |
| 2.3      | Electrical characteristics curves   | 17        |
| <b>3</b> | <b>Application information</b>  | <b>21</b> |
| 3.1      | Reverse battery protection  | 22        |
| <b>4</b> | <b>Package and PCB thermal data</b>   | <b>26</b> |
| 4.1      | PowerSSO-30 thermal data  | 26        |
| 4.1.1    | Thermal calculation in clockwise and anti-clockwise operation in steady-state mode    | 27        |
| 4.1.2    | Thermal resistance definitions (values according to the PCB heatsink area)            | 27        |
| 4.1.3    | Thermal calculation in transient mode   | 27        |
| 4.1.4    | Single pulse thermal impedance definition (values according to the PCB heatsink area) | 27        |
| <b>5</b> | <b>Package information</b>  | <b>31</b> |
| 5.1      | MultiPowerSO-30 package information   | 31        |
| 5.2      | Packing information   | 33        |
| <b>6</b> | <b>Revision history</b>   | <b>34</b> |

## List of tables

|           |   |    |
|-----------|---|----|
| Table 1.  | Device summary . . . . .  | 1  |
| Table 2.  | Block description . . . . .   | 5  |
| Table 3.  | Pin definitions and functions . . . . .   | 6  |
| Table 4.  | Pin functions description . . . . .   | 7  |
| Table 5.  | Absolute maximum ratings . . . . .  | 8  |
| Table 6.  | Power section . . . . .   | 9  |
| Table 7.  | Logic inputs (INA, INB, ENA, ENB) . . . . .   | 9  |
| Table 8.  | PWM . . . . .   | 10 |
| Table 9.  | Switching ( $V_{CC} = 13\text{ V}$ , $R_{LOAD} = 0.87\text{ W}$ , unless otherwise specified) . . . . . | 10 |
| Table 10. | Protection and diagnostic . . . . .   | 11 |
| Table 11. | Current sense ( $9\text{ V} < V_{CC} < 16\text{ V}$ ) . . . . .   | 12 |
| Table 12. | Truth table in normal operating conditions . . . . .  | 15 |
| Table 13. | Truth table in fault conditions (detected on OUTA) . . . . .  | 15 |
| Table 14. | Electrical transient requirements . . . . .   | 16 |
| Table 15. | Thermal calculation in clockwise and anti-clockwise operation in steady-state mode . . . . .            | 27 |
| Table 16. | Thermal parameters . . . . .  | 29 |
| Table 17. | MultiPowerSO-30 mechanical data . . . . .   | 31 |
| Table 18. | Document revision history . . . . .   | 34 |

## List of figures

|            |   |    |
|------------|---|----|
| Figure 1.  | Block diagram . . . . .   | 5  |
| Figure 2.  | Configuration diagram (top view) . . . . .  | 6  |
| Figure 3.  | Current and voltage conventions . . . . .   | 8  |
| Figure 4.  | Definition of the delay times measurement . . . . .   | 12 |
| Figure 5.  | Definition of the low side switching times . . . . .  | 13 |
| Figure 6.  | Definition of the high side switching times . . . . .   | 13 |
| Figure 7.  | Definition of dynamic cross conduction current during a PWM operation. . . . .                | 14 |
| Figure 8.  | On state supply current. . . . .  | 17 |
| Figure 9.  | Off state supply current. . . . .   | 17 |
| Figure 10. | High level input current. . . . .   | 17 |
| Figure 11. | Input clamp voltage. . . . .  | 17 |
| Figure 12. | Input high level voltage. . . . .   | 17 |
| Figure 13. | Input low level voltage . . . . .   | 17 |
| Figure 14. | Input hysteresis voltage . . . . .  | 18 |
| Figure 15. | High level enable pin current . . . . .   | 18 |
| Figure 16. | Delay time during change of operation mode. . . . .   | 18 |
| Figure 17. | Enable clamp voltage . . . . .  | 18 |
| Figure 18. | High level enable voltage . . . . .   | 18 |
| Figure 19. | Low level enable voltage . . . . .  | 18 |
| Figure 20. | PWM high level voltage . . . . .  | 19 |
| Figure 21. | PWM low level voltage . . . . .   | 19 |
| Figure 22. | PWM high level current. . . . .   | 19 |
| Figure 23. | Overshoot shutdown . . . . .  | 19 |
| Figure 24. | Undervoltage shutdown . . . . .   | 19 |
| Figure 25. | Current limitation. . . . .   | 19 |
| Figure 26. | On state high side resistance vs Tcase . . . . .  | 20 |
| Figure 27. | On state low side resistance vs Tcase . . . . .   | 20 |
| Figure 28. | Turn-on delay time . . . . .  | 20 |
| Figure 29. | Turn-off delay time . . . . .   | 20 |
| Figure 30. | Output voltage rise time . . . . .  | 20 |
| Figure 31. | Output voltage fall time . . . . .  | 20 |
| Figure 32. | Typical application circuit for DC to 20 kHz PWM operation short-circuit protection . . . . . | 21 |
| Figure 33. | Behavior in fault condition (how a fault can be cleared) . . . . .                            | 22 |
| Figure 34. | Half-bridge configuration. . . . .  | 23 |
| Figure 35. | Multi-motor configuration . . . . .   | 23 |
| Figure 36. | Waveforms in full bridge operation . . . . .  | 24 |
| Figure 37. | Waveforms in full bridge operation (continued) . . . . .                                      | 25 |
| Figure 38. | MultiPowerSO-30™ PC board . . . . .   | 26 |
| Figure 39. | Chipset configuration . . . . .   | 26 |
| Figure 40. | Auto and mutual Rthj-amb vs PCB copper area in open box free air condition . . . . .          | 26 |
| Figure 41. | MultiPowerSO-30 HSD thermal impedance junction ambient single pulse . . . . .                 | 28 |
| Figure 42. | MultiPowerSO-30 LSD thermal impedance junction ambient single pulse. . . . .                  | 28 |
| Figure 43. | Thermal fitting model of an H-bridge in MultiPowerSO-30 . . . . .                             | 29 |
| Figure 44. | MultiPowerSO-30 package outline . . . . .   | 31 |
| Figure 45. | MultiPowerSO-30 suggested pad layout . . . . .  | 32 |
| Figure 46. | MultiPowerSO-30 tape and reel shipment (suffix "TR") . . . . .                                | 33 |

# 1 Block diagram and pin description

Figure 1. Block diagram




Table 2. Block description

| Name                                 | Description  |
|--------------------------------------|--|
| Logic control                        | Allows the turn-on and the turn-off of the high side and the low side switches according to the truth table  |
| Overvoltage + undervoltage           | Shuts down the device outside the range [5.5V..16V] for the battery voltage  |
| High side and low side clamp voltage | Protects the high side and the low side switches from the high voltage on the battery line in all configurations for the motor                                 |
| High side and low side driver        | Drives the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge   |
| Linear current limiter               | Limits the motor current by reducing the high side switch gate-source voltage when short-circuit to ground occurs  |
| Overtemperature protection           | In case of short-circuit with the increase of the junction's temperature, shuts down the concerned high side to prevent its degradation and to protect the die |
| Fault detection                      | Signals an abnormal behavior of the switches in the half-bridge A or B by pulling low the concerned EN <sub>x</sub> /DIAG <sub>x</sub> pin                     |

Figure 2. Configuration diagram (top view)




Table 3. Pin definitions and functions

| Pin no.                         | Symbol                             | Function   |
|---------------------------------|------------------------------------|--|
| 1, 25, 30                       | OUT <sub>A</sub> , Heat Slug3      | Source of high side switch A / Drain of low side switch A      |
| 2, 4, 7, 12, 14, 17, 22, 24, 29 | NC                                 | Not connected  |
| 3, 13, 23                       | V <sub>CC</sub> , Heat Slug1       | Drain of high side switches and power supply voltage           |
| 6                               | EN <sub>A</sub> /DIAG <sub>A</sub> | Status of high side and low side switches A; open drain output |
| 5                               | IN <sub>A</sub>                    | Clockwise input  |
| 8                               | PWM                                | PWM input  |
| 9                               | CS                                 | Output of current sense  |
| 11                              | IN <sub>B</sub>                    | Counter clockwise input  |
| 10                              | EN <sub>B</sub> /DIAG <sub>B</sub> | Status of high side and low side switches B; open drain output |
| 15, 16, 21                      | OUT <sub>B</sub> , Heat Slug2      | Source of high side switch B / Drain of low side switch B      |
| 26, 27, 28                      | GND <sub>A</sub>                   | Source of low side switch A <sup>(1)</sup>                     |
| 18, 19, 20                      | GND <sub>B</sub>                   | Source of low side switch B <sup>(1)</sup>                     |


1. GND<sub>A</sub> and GND<sub>B</sub> must be externally connected together.

**Table 4. Pin functions description**

| Name                             | Description  |
|----------------------------------|--|
| $V_{CC}$                         | Battery connection   |
| $GND_A$ , $GND_B$                | Power grounds; must always be externally connected together  |
| $OUT_A$ , $OUT_B$                | Power connections to the motor   |
| $IN_A$ , $IN_B$                  | Voltage controlled input pins with hysteresis, CMOS compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to $V_{CC}$ , brake to GND, clockwise and counterclockwise).  |
| PWM                              | Voltage controlled input pin with hysteresis, CMOS compatible. Gates of low side FETs are modulated by the PWM signal during their ON phase allowing speed control of the motor.   |
| $EN_A/DIAG_A$ ,<br>$EN_B/DIAG_B$ | Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of a high side FET or excessive ON state voltage drop across a low side FET), these pins are pulled low by the device (see truth table in fault condition). |
| CS                               | Analog current sense output. This output sources a current proportional to the motor current. The information can be read back as an analog voltage across an external resistor.   |

## 2 Electrical specifications

Figure 3. Current and voltage conventions



### 2.1 Absolute maximum ratings

Table 5. Absolute maximum ratings

| Symbol    | Parameter   | Value              | Unit |
|-----------|---|--------------------|------|
| $V_{CC}$  | Supply voltage  | +41                | V    |
| $I_{max}$ | Maximum output current (continuous)   | 30                 | A    |
| $I_R$     | Reverse output current (continuous)   | -30                |      |
| $I_{IN}$  | Input current (IN <sub>A</sub> and IN <sub>B</sub> pins)  | $\pm 10$           | mA   |
| $I_{EN}$  | Enable input current (DIAG <sub>A</sub> /EN <sub>A</sub> and DIAG <sub>B</sub> /EN <sub>B</sub> pins) | $\pm 10$           |      |
| $I_{pw}$  | PWM input current   | $\pm 10$           |      |
| $V_{CS}$  | Current sense maximum voltage   | -3/+15             | V    |
| $V_{ESD}$ | Electrostatic discharge (R = 1.5kΩ, C = 100pF)  |                    |      |
|           | – CS pin  | 2                  | kV   |
|           | – logic pins  | 4                  | kV   |
|           | – output pins: OUT <sub>A</sub> , OUT <sub>B</sub> , V <sub>CC</sub>                                  | 5                  | kV   |
| $T_j$     | Junction operating temperature  | Internally limited | °C   |
| $T_c$     | Case operating temperature  | -40 to 150         |      |
| $T_{STG}$ | Storage temperature   | -55 to 150         |      |

## 2.2 Electrical characteristics

$V_{CC} = 9V$  up to 16 V;  $-40^{\circ}C < T_j < 150^{\circ}C$ , unless otherwise specified.

Table 6. Power section

| Symbol       | Parameter  | Test conditions  | Min | Typ     | Max      | Unit                     |
|--------------|--|--|-----|---------|----------|--------------------------|
| $V_{CC}$     | Operating supply voltage                         |  | 5.5 |         | 16       | V                        |
| $I_S$        | Supply current                                   | Off state with all Fault Cleared & $EN_x=0$<br>$IN_A = IN_B = PWM = 0$ ; $T_j = 25^{\circ}C$ ; $V_{CC} = 13V$<br>$IN_A = IN_B = PWM = 0$<br>Off state: $IN_A = IN_B = PWM = 0$ |     | 12<br>2 | 30<br>60 | $\mu A$<br>$\mu A$<br>mA |
|              |  | On state:<br>$IN_A$ or $IN_B = 5V$ , no PWM  |     |         | 10       | mA                       |
| $R_{ONHS}$   | Static high side resistance                      | $I_{OUT} = 15A$ ; $T_j = 25^{\circ}C$  |     |         | 14       | $m\Omega$                |
|              |  | $I_{OUT} = 15A$ ; $T_j = -40$ to $150^{\circ}C$  |     |         | 28       |                          |
| $R_{ONLS}$   | Static low side resistance                       | $I_{OUT} = 15A$ ; $T_j = 25^{\circ}C$  |     |         | 5        |                          |
|              |  | $I_{OUT} = 15A$ ; $T_j = -40$ to $150^{\circ}C$  |     |         | 10       |                          |
| $V_f$        | High side free-wheeling diode forward voltage    | $I_f = 15A$  |     | 0.8     | 1.1      | V                        |
| $I_{L(off)}$ | High side off state output current (per channel) | $T_j = 25^{\circ}C$ ; $V_{OUTX} = EN_x = 0V$ ; $V_{CC} = 13V$  |     |         | 3        | $\mu A$                  |
|              |  | $T_j = 125^{\circ}C$ ; $V_{OUTX} = EN_x = 0V$ ; $V_{CC} = 13V$   |     |         | 5        |                          |
| $I_{RM}$     | Dynamic cross-conduction current                 | $I_{OUT} = 15A$ (see <a href="#">Figure 7</a> )  |     | 0.7     |          | A                        |

Table 7. Logic inputs ( $IN_A$ ,  $IN_B$ ,  $EN_A$ ,  $EN_B$ )

| Symbol      | Parameter                       | Test conditions  | Min  | Typ  | Max  | Unit    |
|-------------|---------------------------------|--|------|------|------|---------|
| $V_{IL}$    | Input low level voltage         | Normal operation ( $DIAG_x/EN_x$ pin acts as an input pin)                 |      |      | 1.25 | V       |
| $V_{IH}$    | Input high level voltage        |  | 3.25 |      |      |         |
| $V_{IHYST}$ | Input hysteresis voltage        |  | 0.5  |      |      |         |
| $V_{ICL}$   | Input clamp voltage             | $I_{IN} = 1mA$   | 5.5  | 6.3  | 7.5  |         |
|             |                                 | $I_{IN} = -1mA$  | -1.0 | -0.7 | -0.3 |         |
| $I_{INL}$   | Input low current               | $V_{IN} = 1.25V$   | 1    |      |      | $\mu A$ |
| $I_{INH}$   | Input high current              | $V_{IN} = 3.25V$   |      |      | 10   |         |
| $V_{DIAG}$  | Enable output low level voltage | Fault operation ( $DIAG_x/EN_x$ pin acts as an output pin); $I_{EN} = 1mA$ |      |      | 0.4  | V       |

**Table 8. PWM**

| Symbol       | Parameter                 | Test conditions  | Min            | Typ            | Max            | Unit    |
|--------------|---------------------------|------------------|----------------|----------------|----------------|---------|
| $V_{pwL}$    | PWM low level voltage     |                  |                |                | 1.25           | V       |
| $I_{pwL}$    | PWM pin current           | $V_{pw} = 1.25V$ | 1              |                |                | $\mu A$ |
| $V_{pwH}$    | PWM high level voltage    |                  | 3.25           |                |                | V       |
| $I_{pwH}$    | PWM pin current           | $V_{pw} = 3.25V$ |                |                | 10             | $\mu A$ |
| $V_{pwHyst}$ | PWM hysteresis voltage    |                  | 0.5            |                |                |         |
| $V_{pwCl}$   | PWM clamp voltage         | $I_{pw} = 1mA$   | $V_{CC} + 0.3$ | $V_{CC} + 0.7$ | $V_{CC} + 1.0$ | V       |
|              |                           | $I_{pw} = -1mA$  | -6.0           | -4.5           | -3.0           |         |
| $C_{IN PWM}$ | PWM pin input capacitance | $V_{IN} = 2.5V$  |                |                | 25             | pF      |

**Table 9. Switching ( $V_{CC} = 13 V$ ,  $R_{LOAD} = 0.87 \Omega$ , unless otherwise specified)**

| Symbol               | Parameter   | Test conditions   | Min | Typ | Max  | Unit    |
|----------------------|---|---|-----|-----|------|---------|
| f                    | PWM frequency                                       |   | 0   |     | 20   | kHz     |
| $t_{d(on)}$          | Turn-on delay time                                  | Input rise time < 1 $\mu s$<br>(see <a href="#">Figure 6</a> )              |     |     | 250  | $\mu s$ |
| $t_{d(off)}$         | Turn-off delay time                                 | Input rise time < 1 $\mu s$<br>(see <a href="#">Figure 6</a> )              |     |     | 250  |         |
| $t_r$                | Rise time   | (see <a href="#">Figure 5</a> )   |     | 1   | 1.6  |         |
| $t_f$                | Fall time   | (see <a href="#">Figure 5</a> )   |     | 1.2 | 2.4  |         |
| $t_{DEL}$            | Delay time during change of operating mode          | (see <a href="#">Figure 4</a> )   | 300 | 600 | 1800 |         |
| $t_{rr}$             | High side free wheeling diode reverse recovery time | (see <a href="#">Figure 7</a> )   |     | 110 |      | ns      |
| $t_{off(min)}^{(1)}$ | PWM minimum off time                                | $9V < V_{CC} < 16V$ ; $T_j = 25^\circ C$ ; $L = 250\mu H$ ; $I_{OUT} = 15A$ |     |     | 6    | $\mu s$ |

1. To avoid false short to battery detection during PWM operation, the PWM signal must be low for a time longer than 6  $\mu s$ .

**Table 10. Protection and diagnostic**


| <b>Symbol</b> | <b>Parameter</b>                       | <b>Test conditions</b> | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|---------------|--|------------------------|------------|------------|------------|-------------|
| $V_{USD}$     | Undervoltage shutdown                  |                        |            |            | 5.5        | V           |
|               | Undervoltage reset                     |                        |            | 4.7        |            |             |
| $V_{OV}$      | Overvoltage shutdown                   |                        | 16         | 19         | 22         |             |
| $I_{LIM}$     | High side current limitation           |                        | 30         | 50         | 70         | A           |
| $V_{CLP}$     | Total clamp voltage ( $V_{CC}$ to GND) | $I_{OUT} = 15A$        | 43         | 48         | 54         | V           |
| $T_{TSD}$     | Thermal shutdown temperature           | $V_{IN} = 3.25V$       | 150        | 175        | 200        | °C          |
| $T_{TR}$      | Thermal reset temperature              |                        | 135        |            |            |             |
| $T_{HYST}$    | Thermal hysteresis                     |                        | 7          | 15         |            |             |



Table 11. Current sense ( $9 \text{ V} < V_{CC} < 16 \text{ V}$ )


| Symbol             | Parameter                    | Test conditions  | Min  | Typ   | Max   | Unit          |
|--------------------|------------------------------|--|------|-------|-------|---------------|
| $K_1$              | $I_{OUT}/I_{SENSE}$          | $I_{OUT} = 30\text{A}; R_{SENSE} = 1.5\text{k}\Omega; T_j = -40 \text{ to } 150^\circ\text{C}$ | 9665 | 11370 | 13075 |               |
| $K_2$              | $I_{OUT}/I_{SENSE}$          | $I_{OUT} = 8\text{A}; R_{SENSE} = 1.5\text{k}\Omega; T_j = -40 \text{ to } 150^\circ\text{C}$  | 9096 | 11370 | 13644 |               |
| $dK_1 / K_1^{(1)}$ | Analog sense current drift   | $I_{OUT} = 30\text{A}; R_{SENSE} = 1.5\text{k}\Omega; T_j = -40 \text{ to } 150^\circ\text{C}$ | -8   |       | +8    | %             |
| $dK_2 / K_2^{(1)}$ | Analog sense current drift   | $I_{OUT} > 8\text{A}; R_{SENSE} = 1.5\text{k}\Omega; T_j = -40 \text{ to } 150^\circ\text{C}$  | -10  |       | +10   |               |
| $I_{SENSEO}$       | Analog sense leakage current | $I_{OUT} = 0\text{A}; V_{SENSE} = 0\text{V}; T_j = -40 \text{ to } 150^\circ\text{C}$          | 0    |       | 65    | $\mu\text{A}$ |

1. Analog sense current drift is deviation of factor K for a given device over (-40 °C to 150 °C and 9 V <  $V_{CC} < 16$  V) with respect to its value measured at  $T_j = 25^\circ\text{C}$ ,  $V_{CC} = 13$  V.

Figure 4. Definition of the delay times measurement



**Figure 5. Definition of the low side switching times****Figure 6. Definition of the high side switching times**

**Figure 7. Definition of dynamic cross conduction current during a PWM operation**

**Table 12. Truth table in normal operating conditions**

| IN <sub>A</sub> | IN <sub>B</sub> | DIAG <sub>A</sub> /EN <sub>A</sub> | DIAG <sub>B</sub> /EN <sub>B</sub> | OUT <sub>A</sub> | OUT <sub>B</sub> | CS                                       | Operating mode           |
|-----------------|-----------------|------------------------------------|------------------------------------|------------------|------------------|--|--------------------------|
| 1               | 1               | 1                                  | 1                                  | H                | H                | High Imp.                                | Brake to V <sub>CC</sub> |
|                 | 0               |                                    |                                    |                  | L                | I <sub>SENSE</sub> = I <sub>OUT</sub> /K | Clockwise (CW)           |
| 0               | 1               |                                    |                                    | L                | H                | I <sub>SENSE</sub> = I <sub>OUT</sub> /K | Counterclockwise (CCW)   |
|                 | 0               |                                    |                                    |                  | L                | High imp.                                | Brake to GND             |

**Table 13. Truth table in fault conditions (detected on OUT<sub>A</sub>)**

| IN <sub>A</sub> | IN <sub>B</sub> | DIAG <sub>A</sub> /EN <sub>A</sub> | DIAG <sub>B</sub> /EN <sub>B</sub> | OUT <sub>A</sub> | OUT <sub>B</sub> | CS                   |  |
|-----------------|-----------------|------------------------------------|------------------------------------|------------------|------------------|----------------------|--|
| 1               | 1               | 0                                  | 1                                  | OPEN             | H                | High Imp.            |  |
|                 | 0               |                                    |                                    |                  | L                |                      |  |
| 0               | 1               |                                    |                                    |                  | H                | I <sub>OUTB</sub> /K |  |
|                 | 0               |                                    |                                    |                  | L                | High Imp.            |  |
| X               | X               |                                    | 0                                  |                  | OPEN             |                      |  |
|                 | 1               |                                    | 1                                  |                  | H                | I <sub>OUTB</sub> /K |  |
|                 | 0               |                                    |                                    |                  | L                | High Imp.            |  |

Fault Information    Protection Action

**Note:**

The saturation detection on the low side power MOSFET is possible only if the impedance of the short-circuit from the output to the battery is less than 100 mΩ when the device is supplied with a battery voltage of 13.5 V.

**Table 14. Electrical transient requirements**

| <b>ISO T/R - 7637/1<br/>test pulse</b> | <b>Test level<br/>I</b> | <b>Test level<br/>II</b> | <b>Test level<br/>III</b> | <b>Test level<br/>IV</b> | <b>Test levels<br/>delays and impedance</b> |
|--|-------------------------|--------------------------|---------------------------|--------------------------|---|
| 1                                      | -25V                    | -50V                     | -75V                      | -100V                    | 2ms, 10Ω                                    |
| 2                                      | +25V                    | +50V                     | +75V                      | +100V                    | 0.2ms, 10Ω                                  |
| 3a                                     | -25V                    | -50V                     | -100V                     | -150V                    | 0.1μs, 50Ω                                  |
| 3b                                     | +25V                    | +50V                     | +75V                      | +100V                    |   |
| 4                                      | -4V                     | -5V                      | -6V                       | -7V                      | 100ms, 0.01Ω                                |
| 5                                      | +26.5V                  | +46.5V                   | +66.5V                    | +86.5V                   | 400ms, 2Ω                                   |


| <b>ISO T/R - 7637/1<br/>test pulse</b> | <b>Test levels<br/>result I</b> | <b>Test levels<br/>result II</b> | <b>Test levels<br/>result III</b> | <b>Test levels<br/>result IV</b> |
|--|---------------------------------|----------------------------------|-----------------------------------|----------------------------------|
| 1                                      | C                               | C                                | C                                 | C                                |
| 2                                      |                                 |                                  |                                   |                                  |
| 3a                                     |                                 |                                  |                                   |                                  |
| 3b                                     |                                 | E                                | E                                 | E                                |
| 4                                      |                                 |                                  |                                   |                                  |
| 5 <sup>(1)</sup>                       |                                 |                                  |                                   |                                  |

1. For load dump exceeding the above value a centralized suppressor must be adopted.


| <b>Class</b> | <b>Contents</b>  |
|--------------|--|
| C            | All functions of the device are performed as designed after exposure to disturbance.   |
| E            | One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

## 2.3 Electrical characteristics curves


**Figure 8. On state supply current**




**Figure 9. Off state supply current**




**Figure 10. High level input current**




**Figure 11. Input clamp voltage**















**Figure 12. Input high level voltage**








**Figure 13. Input low level voltage**



**Figure 14. Input hysteresis voltage****Figure 15. High level enable pin current****Figure 16. Delay time during change of operation mode****Figure 17. Enable clamp voltage****Figure 18. High level enable voltage****Figure 19. Low level enable voltage**

**Figure 20. PWM high level voltage****Figure 21. PWM low level voltage****Figure 22. PWM high level current****Figure 23. Overvoltage shutdown****Figure 24. Undervoltage shutdown****Figure 25. Current limitation**


**Figure 26. On state high side resistance vs  $T_{case}$**  **Figure 27. On state low side resistance vs  $T_{case}$** **Figure 28. Turn-on delay time****Figure 29. Turn-off delay time****Figure 30. Output voltage rise time****Figure 31. Output voltage fall time**

### 3 Application information

In normal operating conditions the  $\text{DIAG}_X/\text{EN}_X$  pin is considered as an input pin by the device. This pin must be externally pulled high.

PWM pin usage: in all cases, a “0” on the PWM pin will turn off both  $\text{LS}_A$  and  $\text{LS}_B$  switches. When PWM rises back to “1”,  $\text{LS}_A$  or  $\text{LS}_B$  turn on again depending on the input pin state.

**Figure 32. Typical application circuit for DC to 20 kHz PWM operation short-circuit protection**



**Note:** The value of the blocking capacitor ( $C$ ) depends on the application conditions and defines the voltage and current ripple on the supply line at PWM operation. Stored energy from the motor inductance may fly back into the blocking capacitor if the bridge driver goes into tri-state. This causes a hazardous overvoltage if the capacitor is not large enough. As a basic guideline,  $500 \mu\text{F}$  per  $10 \text{ A}$  load current is recommended.

In case of a fault condition, the  $\text{DIAG}_X/\text{EN}_X$  pin is considered an output pin by the device. The fault conditions are:

- overtemperature on one or both high sides
- short to battery condition on the output (saturation detection on the low side power MOSFET)


Possible origins of fault conditions may be:

- $\text{OUT}_A$  is shorted to ground → overtemperature detection on high side A.
- $\text{OUT}_A$  is shorted to  $\text{V}_{\text{CC}}$  → low side power MOSFET saturation detection.

When a fault condition is detected, the user can be informed of which power element is in fault by monitoring the  $\text{IN}_A$ ,  $\text{IN}_B$ ,  $\text{DIAG}_A/\text{EN}_A$  and  $\text{DIAG}_B/\text{EN}_B$  pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn on the respective output ( $OUT_X$ ) again, the input signal must rise from low to high level.

**Figure 33. Behavior in fault condition (how a fault can be cleared)**



Note: In case of the fault condition is not removed, the procedure for unlatching and sending the device into Stby mode is:

- Clear the fault in the device (toggle : INA if ENA=0 or INB if ENB=0)
- Pull low all inputs, PWM and Diag/EN pins within tDEL.

If the Diag/En pins are already low, PWM=0, the fault can be cleared simply toggling the input. The device will enter Stby mode as soon as the fault is cleared.


### 3.1 Reverse battery protection

Three possible solutions can be considered:

1. a Schottky diode D connected to V<sub>CC</sub> pin
2. an N-channel MOSFET connected to the GND pin (see [Figure 32: Typical application circuit for DC to 20 kHz PWM operation short-circuit protection on page 21](#))
3. a P-channel MOSFET connected to the V<sub>CC</sub> pin


The device sustains no more than -30 A in reverse battery conditions because of the two body diodes of the power MOSFETs. Additionally, in reverse battery condition the I/Os of the VNH2SP30-E are pulled down to the  $V_{CC}$  line (approximately -1.5 V). A series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If  $I_{Rmax}$  is the maximum target reverse current through  $\mu$ C I/Os, the series resistor is:

**Figure 34. Half-bridge configuration**





**Note:** The VNH2SP30-E can be used as a high power half-bridge driver achieving an On resistance per leg of 9.5 m $\Omega$ .

**Figure 35. Multi-motor configuration**



**Note:** The VNH2SP30-E can easily be designed in multi-motor driving applications such as seat positioning systems where only one motor must be driven at a time. The  $DIAG_X/EN_X$  pins allow the unused half-bridges to be put into high impedance.


**Figure 36. Waveforms in full bridge operation**

**Figure 37. Waveforms in full bridge operation (continued)**

## 4 Package and PCB thermal data

### 4.1 PowerSSO-30 thermal data

Figure 38. MultiPowerSO-30™ PC board



Note: Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area = 58 mm x 58 mm, PCB thickness = 2mm. Cu thickness = 35  $\mu$ m, Copper areas: from minimum pad layout to 16 cm<sup>2</sup>).

Figure 39. Chipset configuration





Figure 40. Auto and mutual  $R_{thj-amb}$  vs PCB copper area in open box free air condition



#### 4.1.1 Thermal calculation in clockwise and anti-clockwise operation in steady-state mode

**Table 15. Thermal calculation in clockwise and anti-clockwise operation in steady-state mode**

| HS <sub>A</sub> | HS <sub>B</sub> | LS <sub>A</sub> | LS <sub>B</sub> | T <sub>jHSAB</sub>   | T <sub>jLSA</sub>   | T <sub>jLSB</sub>   |
|-----------------|-----------------|-----------------|-----------------|--|---|---|
| ON              | OFF             | OFF             | ON              | P <sub>dHSAB</sub> × R <sub>thHS</sub> + P <sub>dLSB</sub> × R <sub>thHSL</sub> + T <sub>amb</sub> | P <sub>dHSAB</sub> × R <sub>thHSL</sub> + P <sub>dLSB</sub> × R <sub>thLSS</sub> + T <sub>amb</sub> | P <sub>dHSAB</sub> × R <sub>thHSL</sub> + P <sub>dLSB</sub> × R <sub>thLSS</sub> + T <sub>amb</sub> |
| OFF             | ON              | ON              | OFF             | P <sub>dHSB</sub> × R <sub>thHS</sub> + P <sub>dLSA</sub> × R <sub>thHSL</sub> + T <sub>amb</sub>  | P <sub>dHSB</sub> × R <sub>thHSL</sub> + P <sub>dLSA</sub> × R <sub>thLSS</sub> + T <sub>amb</sub>  | P <sub>dHSB</sub> × R <sub>thHSL</sub> + P <sub>dLSA</sub> × R <sub>thLSS</sub> + T <sub>amb</sub>  |

#### 4.1.2 Thermal resistance definitions (values according to the PCB heatsink area)

R<sub>thHS</sub> = R<sub>thHSA</sub> = R<sub>thHSB</sub> = High Side Chip Thermal Resistance Junction to Ambient (HS<sub>A</sub> or HS<sub>B</sub> in ON state)

R<sub>thLS</sub> = R<sub>thLSA</sub> = R<sub>thLSB</sub> = Low Side Chip Thermal Resistance Junction to Ambient

R<sub>thHSL</sub> = R<sub>thHSALSB</sub> = R<sub>thHSBLSA</sub> = Mutual Thermal Resistance Junction to Ambient between High Side and Low Side Chips

R<sub>thLSS</sub> = R<sub>thLSALSB</sub> = Mutual Thermal Resistance Junction to Ambient between Low Side Chips

#### 4.1.3 Thermal calculation in transient mode<sup>(a)</sup>

$$T_{jHSAB} = Z_{thHS} \times P_{dHSAB} + Z_{thHSL} \times (P_{dLSA} + P_{dLSB}) + T_{amb}$$

$$T_{jLSA} = Z_{thHSL} \times P_{dHSAB} + Z_{thLS} \times P_{dLSA} + Z_{thLSS} \times P_{dLSB} + T_{amb}$$

$$T_{jLSB} = Z_{thHSL} \times P_{dHSAB} + Z_{thLSS} \times P_{dLSA} + Z_{thLS} \times P_{dLSB} + T_{amb}$$

#### 4.1.4 Single pulse thermal impedance definition (values according to the PCB heatsink area)

Z<sub>thHS</sub> = High Side Chip Thermal Impedance Junction to Ambient

Z<sub>thLS</sub> = Z<sub>thLSA</sub> = Z<sub>thLSB</sub> = Low Side Chip Thermal Impedance Junction to Ambient

Z<sub>thHSL</sub> = Z<sub>thHSALSB</sub> = Z<sub>thHSBLSA</sub> = Mutual Thermal Impedance Junction to Ambient between High Side and Low Side Chips

Z<sub>thLSS</sub> = Z<sub>thLSALSB</sub> = Mutual Thermal Impedance Junction to Ambient between Low Side Chips

a. Calculation is valid in any dynamic operating condition. P<sub>d</sub> values set by user.

**Equation 1: pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$




**Figure 41. MultiPowerSO-30 HSD thermal impedance junction ambient single pulse****Figure 42. MultiPowerSO-30 LSD thermal impedance junction ambient single pulse**

Figure 43. Thermal fitting model of an H-bridge in MultiPowerSO-30

Table 16. Thermal parameters<sup>(1)</sup>

| Area/island (cm <sup>2</sup> ) | Footprint | 4    | 8    | 16   |
|--------------------------------|-----------|------|------|------|
| R1 = R7 (°C/W)                 | 0.05      |      |      |      |
| R2 = R8 (°C/W)                 | 0.3       |      |      |      |
| R3 (°C/W)                      | 0.5       |      |      |      |
| R4 (°C/W)                      | 1.3       |      |      |      |
| R5 (°C/W)                      | 14        |      |      |      |
| R6 (°C/W)                      | 44.7      | 39.1 | 31.6 | 23.7 |
| R9 = R15 (°C/W)                | 0.2       |      |      |      |
| R10 = R16 (°C/W)               | 0.4       |      |      |      |
| R11 = R17 (°C/W)               | 0.8       |      |      |      |
| R12 = R18 (°C/W)               | 1.5       |      |      |      |
| R13 = R19 (°C/W)               | 20        |      |      |      |
| R14 = R20 (°C/W)               | 46.9      | 36.1 | 30.4 | 20.8 |
| R21 = R22 = R23 (°C/W)         | 115       |      |      |      |
| C1 = C7 (W.s/°C)               | 0.005     |      |      |      |
| C2 = C8 (W.s/°C)               | 0.008     |      |      |      |
| C3 = C11 = C17 (W.s/°C)        | 0.01      |      |      |      |
| C4 = C13 = C19 (W.s/°C)        | 0.3       |      |      |      |
| C5 (W.s/°C)                    | 0.6       |      |      |      |
| C6 (W.s/°C)                    | 5         | 7    | 9    | 11   |
| C9 = C15 (W.s/°C)              | 0.003     |      |      |      |

**Table 16. Thermal parameters<sup>(1)</sup> (continued)**

| Area/island (cm <sup>2</sup> ) | Footprint | 4   | 8   | 16  |
|--------------------------------|-----------|-----|-----|-----|
| C10 = C16 (W.s/°C)             | 0.006     |     |     |     |
| C12 = C18 (W.s/°C)             | 0.075     |     |     |     |
| C14 = C20 (W.s/°C)             | 2.5       | 3.5 | 4.5 | 5.5 |


1. The blank space means that the value is the same as the previous one.

## 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

### 5.1 MultiPowerSO-30 package information

**Figure 44. MultiPowerSO-30 package outline**




**Table 17. MultiPowerSO-30 mechanical data**

| Symbol | Millimeters |      |       |
|--------|-------------|------|-------|
|        | Min         | Typ  | Max   |
| A      |             |      | 2.35  |
| A2     | 1.85        |      | 2.25  |
| A3     | 0           |      | 0.1   |
| B      | 0.42        |      | 0.58  |
| C      | 0.23        |      | 0.32  |
| D      | 17.1        | 17.2 | 17.3  |
| E      | 18.85       |      | 19.15 |

**Table 17. MultiPowerSO-30 mechanical data (continued)**


| Symbol | Millimeters |     |       |
|--------|-------------|-----|-------|
|        | Min         | Typ | Max   |
| E1     | 15.9        | 16  | 16.1  |
| e      |             | 1   |       |
| F1     | 5.55        |     | 6.05  |
| F2     | 4.6         |     | 5.1   |
| F3     | 9.6         |     | 10.1  |
| L      | 0.8         |     | 1.15  |
| N      |             |     | 10deg |
| S      | 0deg        |     | 7deg  |

**Figure 45. MultiPowerSO-30 suggested pad layout**

## 5.2 Packing information

**Note:** The devices are packed in tape and reel shipments (see [Table 1: Device summary on page 1](#)).

**Figure 46. MultiPowerSO-30 tape and reel shipment (suffix "TR")**



## 6 Revision history

Table 18. Document revision history

| Date        | Revision | Description of changes  |
|-------------|----------|---|
| Sep-2004    | 1        | First issue   |
| Dec- 2004   | 2        | Inserted $t_{off(min)}$ test condition modification and note<br>Modified $I_{RM}$ figure number   |
| Feb-2005    | 3        | Minor changes   |
| Apr-2005    | 4        | Public release  |
| 01-Sep-2006 | 5        | Document converted into new ST corporate template.<br>Added table of contents, list of tables and list of figures<br>Removed figure number from package outline <i>on page 1</i><br>Changed <i>Features on page 1</i> to add ECOPACK® package<br>Added <i>Section 1: Block diagram and pin description on page 5</i><br>Added <i>Section 2.2: Electrical characteristics on page 9</i><br>Added “low” and “high” to parameters for $I_{INL}$ and $I_{INH}$ in <i>Table 6 on page 9</i><br>Inserted note in <i>Figure 32 on page 22</i><br>Added vertical limitation line to left side arrow of $t_{D(off)}$ to <i>Figure 7 on page 14</i><br>Added <i>Section 4.1: PowerSSO-30 thermal data on page 27</i><br>Added <i>Section 5: Package and packing information on page 32</i><br>Added <i>Section 5.3: Packing information on page 34</i><br>Updated disclaimer (last page) to include a mention about the use of ST products in automotive applications |
| 15-May-2007 | 6        | Document reformatted and converted into new ST template.  |
| 06-Feb-2008 | 7        | Corrected Heat Slug numbers in <i>Table 2: Pin definitions and functions</i> .  |
| 02-Oct-2008 | 8        | Added new information in <i>Table 5: Power section</i><br>Added <i>Figure 33: Behavior in fault condition (How a fault can be cleared)</i>  |
| 20-Sep-2013 | 9        | Updated Disclaimer.   |
| 11-Jan-2017 | 10       | – Removed all information relative to tube packing of the product<br>– Modified <i>Section 5: Package information</i><br>– Added AEC-Q100 qualified in the Features section<br>– Minor text edits throughout the document   |

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved