SN54LS323, SN74LS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS


T-46-09-05 OCTOBER 1976 - REVISED MARCH 1988

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operation:
 Hold (Store) Shift Left
 Shift Right Load Data
- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- . Can Be Cascaded for N-Bit Word Lengths
- Typical Power Dissipation . . . 175 mW
- Exceptionally Stable Shift (Clock)
 Frequency . . . 25 MHz
- Applications: Stacked or Push-Down Registers, Buffer Storage, and Accumulator Registers
- SN54LS299 and SN74LS299 Are Similar But Have Direct Overriding Clear

SN54LS323 . . . J OR W PACKAGE SN74LS323 . . . DW OR N PACKAGE

(TOP VIEW) U20 DVCC so F G1 [18 🗖 SL G2 [17 🗖 QH' G/QG [16 ☐H/QH E/QE 15 F/OF C/QC∏6 14 DD/QD A/Q4 🛛 13 ∏B/QB QA'E 12 ☐ CLK CLR 11 SR 10

SN54LS323 . . . FK PACKAGE (TOP VIEW)



Devices

description

These Low-Power Schottky eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table. Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. The clear function is synchronous, and a low level at the clear input clears the register on the next low-to-high transition of the clock.

FUNCTION TABLE

MODE	INPUTS							INPUTS/OUTPUTS							OUTPUTS			
	CLR	FUNCTION SELECT		CONTROL		CLK	SERIAL		A/QA	B/OB	c/Qc	D/QD	E/QE	F/Q _F	G/QG	н/он	Γ-	
		SI	SO_	Ğ1 [†]	G2 [†]		SL	SR		_			_	•	•	•••	``	•••
Clear	Ł	x	L	L	٦	f	×	×	L	L	L.	L	L	L	L	L	L	L
	L.	L	×	L.	L	t	Ιx	X	L	L	L	L	L	L	L	L	ī.	
	L	Н	Н	x	х	t	×	х	х	x	x	×	X	X	x	x	L	Ē
Hold	н	L	L	L.	L	×	×	x	QAO	QBQ	aco	QDO	QE0	Qro	Q _{G0}	Оно	QAO	QHO
	Н	×	х	L	Ł	L.	x	X	QAO	QBO	Q _{C0}	QDO		QF0			QAO	
Shift Right	Н	L	Н	L	L.	1	x	н	Н	QAn	QBn	Q _{Cn}	QDn	QEn	QEn	QGn	H	QGn
	н	LL	н	L.	L	t	x	L	L	QAn	QBn					Q _{Gn}	L	QGn
Shift Left	н	Н	L	L	L	t	н	×	Ogn	QCn	QDn	QEn	QEO	QGn	QHo	- н	QBn	H.
	Н	H	L	L	L	1	L	х	QBu	Q_{Cn}	Q_{Dn}	Q _{En}	α_{Fn}			L	QBn	L
Load	H	H	Н	X	x	1	X	X	a	ь	c	d	e	1	g	h	a	h

a . . . h - the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip flops while the flip flop outputs are isolated from the input/output terminals.

NOTICE
SEE ORDER OF DATA FOR ERRATA INFORMATION

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 + DALLAS, TEXAS 75265

2-841

1034


D-07

sequential operation or clearing of the register is not affected.

SN54LS323, SN74LS323 **8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS**


T-46-09-05

logic symbol†



 $^\dagger This$ symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

logic diagram (positive logic)



2-842

D - 081035

Texas VI Instruments POST OFFICE BOX 655012 . DALLAS, TEXAS 76265

TTL Devices

SN54LS323, SN74LS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

TEXAS INSTR (LOGIC)

25E D

8961723 0082479 2 1

schematics of inputs and outputs, absolute maximum ratings, recommended operating conditions, and electrical characteristics

Same as SN54LS299 and SN74LS299, except t_{SU} (Clear Inactive) does not apply.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			See Nate 1	25	35		MHz
tPLH .	CLK	QA' or QH'	C 15 - 5 - 2 - 2 - 2	 	22	33	
†PHL	CER	CA OF CH	C _L = 15 pF, R _L = 2 kΩ		26	39	ns
tPLH	CLK	Q _A thru Q _H		1	17	25	
tPHL	QLIX .	da illia dh	C. =45 ps		25	39	ns
^t PZH	Ğ1, Ğ2	Q _A thru Q _H	C _L = 45 pF, R _L = 665 Ω		14	21	ns
^t PZL] G1, G2	CA and CH		-	20	30	
^t PHZ	Ğ1, Ğ2	Q _A thru Q _H	05-5 B - 005 0	1	10	20	
tPLZ .] ""," '	CA UND CH	CL = 5 pF, RL = 665 Ω		10	15	ns

temax = maximum clock frequency
tpl.H = Propagation delay time, low-to-high-level output
tpl.H = Propagation delay time, high-to-low-level output
tpl.H = Output enable time to high level
tpl.H = Output enable time to low level
tpl.H = Output disable time from ligh level
tpl.H = Output disable time from low level
tpl.H = Output disable time from low level
tpl.T = Output disable time from low level
to to testing fmax, all outputs are loaded simultaneously, each with CL and RL as specified for the propagation times.
Load circuits and voltage waveforms are shown in Section 1.

Load circuits and voltage waveforms are shown in Section 1.

TTL Devices

