Analog Multiplexer/ Demultiplexer

Triple 2:1 Analog Switch-Multiplexer Improved Process, Sub-Micron Silicon Gate CMOS

The NLAS4053 is an improved version of the MC14053 and MC74HC4053 fabricated in sub-micron Silicon Gate CMOS technology for lower $R_{DS(on)}$ resistance and improved linearity with low current. This device may be operated either with a single supply or dual supply up to $\pm 3.0~V$ to pass a 6 V_{PP} signal without coupling capacitors.

When operating in single supply mode, it is only necessary to tie V_{EE} , pin 7 to ground. For dual supply operation, V_{EE} is tied to a negative voltage, not to exceed maximum ratings. Pin for pin compatible with all industry standard versions of '4053.'

Features

- Improved R_{DS(on)} Specifications
- Pin for Pin Replacement for MAX4053 and MAX4053A
 - One Half the Resistance Operating at 5.0 Volts
- Single or Dual Supply Operation
 - Single 3-5 Volt Operation, or Dual ±3.0 Volt Operation
 - With V_{CC} of 3.0 to 3.3 V, Device Can Interface with 1.8 V Logic, No Translators Needed
 - Address and Inhibit Pins are Over–Voltage Tolerant and May Be Driven Up +6.0 V Regardless of $V_{\rm CC}$
 - Greatly Improved Noise Margin Over MAX4053 and MAX4053A
- Improved Linearity Over Standard HC4053 Devices
- Popular SOIC and the Space Saving TSSOP Packages
- Pb-Free Packages are Available*




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

L, WL = Wafer Lot
Y = Year
W, WW = Work Week
G = Pb-Free Package
■ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Pin Connection (Top View)




Figure 2. Logic Diagram

TRUTH TABLE

		Address		
Inhibit	С	В	Α	ON SWITCHES*
1	X don't care	X don't care	X don't care	All switches open
0	0	0	0	$\begin{array}{c} COM_A-NC_A, \\ COM_B-NC_B, \\ COM_C-NC_C \end{array}$
0	0	0	1	$\begin{array}{c} COM_A-NO_A, \\ COM_B-NC_B, \\ COM_C-NC_C \end{array}$
0	0	1	0	$\begin{array}{c} COM_A-NC_A, \\ COM_B-NO_B, \\ COM_C-NC_C \end{array}$
0	0	1	1	$\begin{array}{c} COM_A-NO_A, \\ COM_B-NO_B, \\ COM_C-NC_C \end{array}$
0	1	0	0	COM _A -NC _A , COM _B -NC _B , COM _C -NO _C
0	1	0	1	$\begin{array}{c} COM_A-NO_A, \\ COM_B-NC_B, \\ COM_C-NO_C \end{array}$
0	1	1	0	COM _A -NC _A , COM _B -NO _B , COM _C -NO _C
0	1	1	1	COM _A -NO _A , COM _B -NO _B , COM _C -NO _C

^{*}NO, NC, and COM pins are identical and interchangeable. Either may be considered an input or output; signals pass equally well in either direction.

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{EE}	Negative DC Supply Voltage	(Referenced to GND)	-7.0 to +0.5	V
V _{CC}	Positive DC Supply Voltage (Note 1)	(Referenced to GND) (Referenced to V _{EE})	-0.5 to +7.0 -0.5 to +7.0	V
V _{IS}	Analog Input Voltage		V_{EE} –0.5 to V_{CC} +0.5	V
V _{IN}	Digital Input Voltage	(Referenced to GND)	-0.5 to 7.0	V
I	DC Current, Into or Out of Any Pin		±50	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Secon	ds	260	°C
TJ	Junction Temperature under Bias		+ 150	°C
$\theta_{\sf JA}$	Thermal Resistance	SOIC TSSOP	143 164	°C/W
P _D	Power Dissipation in Still Air,	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% - 35%	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 > 1000	V
I _{LATCHUP}	Latchup Performance Above V _C	C and Below GND at 125°C (Note 5)	±300	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. The absolute value of V_{CC} \pm $|V_{EE}| \le 7.0$. 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{EE}	Negative DC Supply Voltage	(Referenced to GND)	-5.5	GND	V
V _{CC}	Positive DC Supply Voltage	2.5 2.5	5.5 6.6	V	
V _{IS}	Analog Input Voltage		V _{EE}	V _{CC}	V
V _{IN}	Digital Input Voltage	(Note 6) (Referenced to GND)	0	5.5	V
T _A	Operating Temperature Range, All Package Types	-55	125	°C	
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100 20	ns/V

^{6.} Unused digital inputs may not be left open. All digital inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

ORDERING INFORMATION

Device	Package	Shipping [†]		
NLAS4053DG	SOIC-16 (Pb-Free)	48 Units / Rail		
NLAS4053DR2	SOIC-16	2500 Tape & Reel		
NLAS4053DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel		
NLAS4053DT	TSSOP-16*	96 Units / Rail		
NLAS4053DTG	TSSOP-16*	96 Units / Rail		
NLAS4053DTR2	TSSOP-16*	2500 Tape & Reel		
NLAS4053DTR2G	TSSOP-16*	2500 Tape & Reel		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently Pb-Free.

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

		V _{CC}		Guara			
Symbol	Parameter	Condition	v	–55 to 25°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input		2.0	1.5	1.5	1.5	V
	Voltage, Address and Inhibit Inputs		3.0	2.1	2.1	2.1	
			4.5	3.15	3.15	3.15	
			5.5	3.85	3.85	3.85	
V_{IL}	Maximum Low-Level Input		2.0	0.5	0.5	0.5	V
	Voltage, Address and Inhibit Inputs		3.0	0.9	0.9	0.9	
			4.5	1.35	1.35	1.35	
			5.5	1.65	1.65	1.65	
I _{IN}	Maximum Input Leakage Current, Address or Inhibit Inputs	V _{IN} = 6.0 or GND	0 V to 6.0 V	± 0.1	±1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and V _{IS} = V _{CC} or GND	6.0	4.0	40	80	μΑ

DC ELECTRICAL CHARACTERISTICS - Analog Section

			V _{CC}	V _{EE}	Guara	nteed Lin	nit	
Symbol	Parameter	Test Conditions	V	V	-55 to 25°C	≤85°C	≤125°C	Unit
R _{ON}	Maximum "ON" Resistance	$V_{IN} = V_{IL}$ or V_{IH} $V_{IS} = V_{EE}$ to V_{CC} $ I_S = 10$ mA (Figures 4 thru 9)	3.0 4.5 3.0	0 0 -3.0	86 37 26	108 46 33	120 55 37	Ω
ΔR _{ON}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$ \begin{aligned} V_{IN} &= V_{IL} \text{ or } V_{IH}, & V_{IS} &= 2.0 \text{ V} \\ V_{IS} &= 3.5 \text{ V} \\ I_S &= 10 \text{ mA}, & V_{IS} &= 2.0 \text{ V} \end{aligned} $	3.0 4.5 3.0	0 0 -3.0	15 13 10	20 18 15	20 18 15	Ω
R _{flat(ON)}	COM-NO On-Resistance Flatness	V_{com} 1, 2, 3.5 V V_{com} -2, 0, 2 V $ I_{S} $ = 10 mA	4.5 3.0	0 -3.0	4 2	4 2	5 3	Ω
I _{NC(OFF)} I _{NO(OFF)}	Maximum Off-Channel Leakage Current	Switch Off $V_{IN} = V_{IL}$ or V_{IH} $V_{IO} = V_{CC}$ –1.0 V or V_{EE} +1.0 V (Figure 17)	6.0 3.0	0 -3.0	0.1 0.1	5.0 5.0	100 100	nA
I _{COM(ON)}	Maximum On-Channel Leakage Current, Channel- to-Channel	Switch On $V_{IO} = V_{CC}$ –1.0 V or V_{EE} +1.0 V (Figure 17)	6.0 3.0	0 -3.0	0.1 0.1	5.0 5.0	100 100	nA

$\textbf{AC CHARACTERISTICS} \text{ (Input } t_{\text{r}} = t_{\text{f}} = 3 \text{ ns)}$

					Guarant -55 to 25°C		eed Limit		
			Vcc	VEE					
Symbol	Parameter	Test Conditions	V	V	Min	Тур*	≤85°C	≤125°C	Unit
t _{BBM}	Minimum Break-Before-Make	$V_{IN} = V_{IL}$ or V_{IH}	3.0	0.0	1.0	6.5	-	ı	ns
	Time	$V_{IS} = V_{CC}$	4.5	0.0	1.0	5.0	_	_	
		$R_L = 300 \Omega$, $C_L = 35 pF$ (Figure 19)	3.0	-3.0	1.0	3.5	-	-	

^{*}Typical Characteristics are at 25 $^{\circ}\text{C}.$


$\label{eq:characteristics} \textbf{AC CHARACTERISTICS} \ (C_L = 50 \ \text{pF, Input } t_r = t_f = 3 \ \text{ns})$

			V _{EE}	Guaranteed Limit							
		v _{cc}		−55 to 25°C			≤85°C		≤125°C		
Symbol	Parameter	v	V	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{TRANS}	Transition Time	2.5	0			40		45		50	ns
	(Address Selection Time)	3.0	0			28		30		35	
	(Figure 18)	4.5	0			23		25		30	
		3.0	-3.0			23		25		28	
t _{ON}	Turn-on Time	2.5	0			40		45		50	ns
	(Figures 14, 15, 20, and 21)	3.0	0			28		30		35	
	Enable to N _O or N _C	4.5	0			23		25		30	
		3.0	-3.0			23		25		28	
toff	Turn-off Time	2.5	0			40		45		50	ns
	(Figures 14, 15, 20, and 21)	3.0	0			28		30		35	
	Enable to N _O or N _C	4.5	0			23		25		30	
		3.0	-3.0			23		25		28	

		Typical @ 25°C, V _{CC} = 5.0 V	
C _{IN}	Maximum Input Capacitance,Select Inputs	8	pF
C _{NO} or C _{NC}	Analog I/O	10	
C _{COM}	Common I/O	10	
C _(ON)	Feedthrough	1.0	

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)


			V _{CC}	V _{EE}	Тур	
Symbol	Parameter	Condition	v	v	25°C	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response	V _{IS} = ½ (V _{CC} - V _{EE}) Source Amplitude = 0 dBm (Figures 10 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	145 165 180 180	MHz
V _{ISO}	Off-Channel Feedthrough Isolation	f = 100 kHz; V _{IS} = ½ (V _{CC} - V _{EE}) Source = 0 dBm (Figures 12 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-93 -93 -93 -93	dB
V _{ONL}	Maximum Feedthrough On Loss	V _{IS} = ½ (V _{CC} - V _{EE}) Source = 0 dBm (Figures 10 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-2 -2 -2 -2	dB
Q	Charge Injection	$\begin{array}{l} V_{IN}=V_{CC} \text{ to } V_{EE,} f_{IS}=1 \text{ kHz, } t_r=t_f=3 \text{ ns} \\ R_{IS}=0 \; \Omega, C_L=1000 \text{ pF, } Q=C_L * \Delta V_{OUT} \\ \text{(Figures 16 and 23)} \end{array}$	5.0 3.0	0.0 -3.0	9.0 12	pC
THD	Total Harmonic Distortion THD + Noise	$\begin{aligned} &f_{IS} = 1 \text{ MHz, R}_L = 10 \text{ K}\Omega, C_L = 50 \text{ pF,} \\ &V_{IS} = 5.0 \text{ V}_{PP} \text{ sine wave} \\ &V_{IS} = 6.0 \text{ V}_{PP} \text{ sine wave} \\ &(\text{Figure 13}) \end{aligned}$	6.0 3.0	0.0 -3.0	0.10 0.05	%



100 80 2.0 V 60 R_{ON} (Ω) 40 3.0 V 4.5 V 5.5 V $\pm 3.3 V$ 20 0 -2.0 0 2.0 6.0 -4.0 4.0 V_{IS} (VDC)

Figure 3. I_{CC} versus Temp, V_{CC} = 3 V and 5 V

Figure 4. R_{ON} versus V_{CC}, Temp = 25°C







Figure 5. Typical On Resistance V_{CC} = 2.0 V, V_{EE} = 0 V

Figure 6. Typical On Resistance V_{CC} = 3.0 V, V_{EE} = 0 V






Figure 7. Typical On Resistance V_{CC} = 4.5 V, V_{EE} = 0 V

Figure 8. Typical On Resistance V_{CC} = 5.5 V, V_{EE} = 0 V




Figure 9. Typical On Resistance V_{CC} = 3.3 V, V_{EE} = -3.3 V




Figure 10. Bandwidth




Figure 11. Phase Shift




Figure 12. Off Isolation





Figure 13. Total Harmonic Distortion







Figure 14. t_{ON} and t_{OFF} versus V_{CC}

Figure 15. t_{ON} and t_{OFF} versus Temp






Figure 16. Charge Injection versus COM Voltage

Figure 17. Switch Leakage versus Temperature




Figure 18. Channel Selection Propagation Delay




Figure 19. t_{BBM} (Time Break-Before-Make)




Figure 20. t_{ON}/t_{OFF}





Figure 21. t_{ON}/t_{OFF}




Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $V_{\rm ISO}$, Bandwidth and $V_{\rm ONL}$ are independent of the input signal direction.

$$\begin{split} &V_{ISO} = \text{Off Channel Isolation} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz} \\ &V_{ONL} = \text{On Channel Loss} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

Figure 22. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}






Figure 23. Charge Injection: (Q)

TYPICAL OPERATION




Figure 24. 5.0 Volts Single Supply V_{CC} = 5.0 V, V_{EE} = 0





Figure 25. Dual Supply V_{CC} = 3.0 V, V_{EE} = -3.0 V

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	9.80	10.00	0.386	0.393		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050 BSC			
J	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
M	1 0° 7°		0°	7°		
P	5.80	6.20	0.229	0.244		
R	0.25	0.50	0.010	0.019		

2. 3.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE	2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION ANODE CATHODE CATHODE ANODE NO CONNECTION ANODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	2. 3. 4. 5. 6. 7. 8. 9. 10.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #2 COLLECTOR, #3	STYLE 4: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COLLECTOR, #1 COLLECTOR, #2 COLLECTOR, #3 COLLECTOR, #3 COLLECTOR, #4 COLLECTOR, #4 BASE, #4 EMITTER, #4 BASE, #3		
14.	COLLECTOR		NO CONNECTION	14.		14.		SOLDERING	FOOTPRINT
15.	EMITTER		ANODE	15.		15.		8)	(
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	6.4	
STYLE 5: PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, DYE #1 DRAIN, #1 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	STYLE 6: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE	STYLE 7: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	SOURCE N-CH COMMON DRAIN (OUTPU' GATE P-CH COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' SOURCE P-CH SOURCE P-CH	T) T) T)	1 0.	6X 1 1 1 1 1 1 1 1 1 1	16
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	T)			
11.	GATE, #3	11.		11.	COMMON DRAIN (OUTPUT				
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT				1.07
13.	GATE, #2	13.	ANODE	13.	GATE N-CH				
14.	SOURCE, #2	14.		14.	COMMON DRAIN (OUTPUT				↓ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT	T)			+
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH			8	9 + - + + + + + + + + + + + + + + + + +

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16		PAGE 1 OF 1	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

☐ 0.10 (0.004)


D

-T- SEATING PLANE



TSSOP-16 CASE 948F-01 ISSUE B

DATE 19 OCT 2006




NOTES

- JIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
C		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
7	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	٥°	QΟ	٥°	gο



G



GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

DETAIL E

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative