

# DM54S195/DM74S195 4-Bit Parallel Access Shift Registers

## **General Description**

These 4-bit registers feature parallel inputs, parallel outputs,  $J-\overline{K}$  serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

Parallel (broadside) load

Shift (in the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the  $J\text{-}\overline{K}$  inputs. These inputs permit the first stage to perform as a  $J\text{-}\overline{K}$ , D, or T-type flip-flop as shown in the truth table.


The high-performance S195, with a 105 MHz typical shift frequency, is particularly attractive for very high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register.

#### **Features**

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- For use in high-performance: accumulators/processors serial-to-parallel, parallel-to-serial converters
- Typical clock frequency 105 MHz
- Typical power dissipation 350 mW

## **Connection Diagram**

#### **Dual-In-Line Package**



Order Number DM54S195J or DM74S195N See NS Package Number J16A or N16E TL/F/6476-1

## **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

 DM54S
 −55°C to +125°C

 DM74S
 0°C to +70°C

 Storage Temperature Range
 −65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parame		DM54\$195	5		Units			
- Cynnbon	, arain	Min	Nom	Max	Min	Nom	Max	Office	
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
$V_{IH}$	High Level Input Volta	ıge	2			2			٧
V <sub>IL</sub>	Low Level Input Volta	ge			0.8			0.8	٧
loн	High Level Output Cu			-1		Ĭ .	-1	mA	
<sup>J</sup> OL	Low Level Output Cur			20			20	mA	
fCLK	Clock Frequency (No	0	105	70	0	105	70	MHz	
f <sub>CLK</sub>	Clock Frequency (Note 2)		0	90	60	0	90	60	MHz
tw	Pulse Width	Clock	7			7			ns
	(Note 3)	Clear	12			12			
tsu	Setup Time	Shift/Load	11			11			
	(Note 3)	Data	5			5			ns
t <sub>H</sub>	Data Hold Time (Note	3			3			ns	
tREL	Shift/Load Release Time (Note 3)		6			6			
	Clear Release Time (Note 3)		9			9			ns
T <sub>A</sub>	Free Air Operating Te	-55		125	0		70	°C	

Note 1:  $C_L = 15$  pF,  $R_L = 280\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 2:  $C_L = 50$  pF,  $R_L = 280\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 3:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

# Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.2	V
V <sub>OH</sub>	High Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	DM54	2.5	3.4		>
	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min		2.7	3.4		
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.5	<b>v</b>	
lį	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA	
I <sub>tH</sub>	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μА
ارر	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-40		-100	mA
	Output Current	(Note 5)	-40		-100	ПА	
lcc	Supply Current	V <sub>CC</sub> = Max (Note 6)		70	109	mA	

Note 4: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all inputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, K, and data inputs, I<sub>CC</sub> is measured by applying a momentary ground, then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK.

## **Switching Characteristics** at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input)	C <sub>L</sub> =	15 pF	C <sub>L</sub> =	Units		
:		To (Output)	Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency		70		60		MHz	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Any Q		12		15	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Any Q		16.5		20	ns	
tpHL	Propagation Delay Time High to Low Level Output	Clear to Any Q		18.5		23	ns	

## **Function Table**

	Inputs								Outputs					
Clear	Shift/	Clock	Serial		Parallel			QA	QB	Qc	QD	Q <sub>D</sub>		
Clear	Load	CIOCK	J	K	A	В	С	D	GA.	46	40		-5	
L	Х	х	Х	х	Х	Х	Х	x	L	L	L	L	н	
Н	L	↑	Х	×	а	b	С	d	а	b	С	d	d	
Н	н	L	X	X	х	Х	X	X	$Q_{A0}$	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	₫00	
н	H	↑	L	н	х	Х	X	X	Q <sub>A0</sub>	Q <sub>AO</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>	
Н	н	<b>↑</b>	L	L	Х	х	Х	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>	
н	Н	1	Н	н	X	X	x	X	н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>	
Н	Н	1	H	L	Х	Х	Х	Х	Q <sub>An</sub>	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>	

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

## **Logic Diagram**



TL/F/6476-2

<sup>↑ =</sup> Transition from low to high level

a, b, c, d = The level of steady state input at A, B, C, or D, respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively, before the indicated steady state input conditions were established.

Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub> = The level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, respectively, before the most recent transition of the clock.



