

SN74GTLP1655

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER

SCES294 – OCTOBER 1999

- **UBT™ (Universal Bus Transceiver)**
Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- **Bidirectional Interface Between GTL+ Signal Levels and LVTTTL Logic Levels**
- **Partitioned as Two 8-Bit Transceivers With Individual Latch Timing and Output Control but With a Common Clock**
- **LVTTTL Interfaces Are 5-V Tolerant**
- **High-Drive GTL+ Outputs (100 mA)**
- **LVTTTL Outputs (–24 mA/24 mA)**
- **Variable Edge-Rate Control (ERC) Input**
Selects GTL+ Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity
- **I_{off}, Power-Up 3-State, and BIAS V_{CC}**
Support Live Insertion
- **Bus Hold on A-Port Data Inputs**
- **Distributed V_{CC} and GND-Pin Configuration**
Minimizes High-Speed Switching Noise
- **Package Option Includes Plastic Thin Shrink Small-Outline Package**

description

The SN74GTLP1655 is a high-drive 16-bit universal bus transceiver (UBT) that provides LVTTTL-to-GTL+ and GTL+-to-LVTTTL signal-level translation. It is partitioned as two 8-bit transceivers and allows for transparent, latched, and clocked modes of data transfer similar to the '16501 function. The device provides a high-speed interface between cards operating at LVTTTL logic levels and a backplane operating at GTL+ signal levels. High-speed (about two times faster than standard LVTTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, and output edge control (OEC™). Improved GTLP OEC circuits minimize bus settling time and have been designed and tested using several backplane models. The high drive is suitable for driving double-terminated low-impedance backplanes using incident-wave switching.

DGG PACKAGE
(TOP VIEW)

1OEAB	1	64	CLK
1OEBA	2	63	1LEAB
V _{CC}	3	62	1LEBA
1A1	4	61	ERC
GND	5	60	GND
1A2	6	59	1B1
1A3	7	58	1B2
GND	8	57	GND
1A4	9	56	1B3
GND	10	55	1B4
1A5	11	54	1B5
GND	12	53	GND
1A6	13	52	1B6
1A7	14	51	1B7
V _{CC}	15	50	V _{CC}
1A8	16	49	1B8
2A1	17	48	2B1
GND	18	47	GND
2A2	19	46	2B2
2A3	20	45	2B3
GND	21	44	GND
2A4	22	43	2B4
2A5	23	42	2B5
GND	24	41	V _{REF}
2A6	25	40	2B6
GND	26	39	GND
2A7	27	38	2B7
V _{CC}	28	37	2B8
2A8	29	36	BIAS V _{CC}
GND	30	35	2LEAB
2OEAB	31	34	2LEBA
2OEBA	32	33	OE

PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

SN74GTLPH1655

16-BIT LVTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE

UNIVERSAL BUS TRANSCEIVER

SCES294 – OCTOBER 1999

description (continued)

GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The AC specification of the SN74GTLPH1655 is given only at the preferred higher noise margin GTL+, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2\text{ V}$ and $V_{REF} = 0.8\text{ V}$) or GTL+ ($V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$) signal levels.

Normally, the B port operates at GTL or GTL+ levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable ($\overline{OE}$) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTLPH1655 is characterized for operation from -40°C to 85°C .

functional description

The SN74GTLPH1655 is a high-drive (100 mA) 16-bit UBT containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, or clocked modes and is similar to a '16501 function. The device is uniquely partitioned as two 8-bit transceivers with individual latch timing and output signals and a common clock for both transceiver words. It can replace any of the functions shown in Table 1.

Table 1. SN74GTLPH1655 UBT Replacement Functions

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT
Transceiver	'245, '623, '645	'863	'861	'16245, '16623
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541
Latched transceiver	'543			'16543
Latch	'373, '573	'843	'841	'16373
Registered transceiver	'646, '652			'16646, '16652
Flip-flop	'374, '574		'821	'16374
SN74GTLPH1655 UBT replaces all above functions				

Data flow for each word is determined by the respective latch enables ($xLEAB$ and $xLEBA$), output enables ($x\overline{OEAB}$ and $x\overline{OEBA}$), and clock (CLK). The output enables ($1\overline{OEAB}$, $1\overline{OEBA}$, $2\overline{OEAB}$, and $2\overline{OEBA}$) control byte 1 and byte 2 data for the A-to-B and B-to-A directions, respectively. Note that CLK is common to both directions and both 8-bit words. $\overline{OE}$ also is common and disables all I/O ports simultaneously.

functional description (continued)

For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB transitions low, the A data is latched independent of CLK high or low. If LEAB is low, the A data is registered on the CLK low-to-high transition. When $\overline{OEAB}$ is low, the outputs are active. With $\overline{OEAB}$ high, the outputs are in the high-impedance state.

Data flow for the B-to-A direction is identical, but uses $\overline{OEBA}$, LEBA, and CLK.

Function Tables

FUNCTION [†]					
INPUTS				OUTPUT B	MODE
$\overline{OEAB}$	LEAB	CLK	A		
H	X	X	X	Z	Isolation
L	H	X	L	L	Transparent
L	H	X	H	H	Transparent
L	L	↑	L	L	Registered
L	L	↑	H	H	Registered
L	L	H	X	B ₀ [‡]	Previous state
L	L	L	X	B ₀ [§]	Previous state

[†] A-to-B data flow is shown. B-to-A flow is similar but uses $\overline{OEBA}$, LEBA, and CLK.

[‡] Output level before the indicated steady-state input conditions were established, provided that CLK was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established

OUTPUT ENABLE					
INPUTS			OUTPUTS		
$\overline{OE}$	$\overline{OEAB}$	$\overline{OEBA}$	A PORT	B PORT	
L	L	L	Active	Active	
L	L	H	Z	Active	
L	H	L	Active	Z	
L	H	H	Z	Z	
H	X	X	Z	Z	

B-PORT EDGE-RATE CONTROL (ERC)

INPUT ERC		OUTPUT B-PORT EDGE RATE
LOGIC LEVEL	NOMINAL VOLTAGE	
H	V _{CC}	Slow
L	GND	Fast


SN74GTLPH1655

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE

UNIVERSAL BUS TRANSCEIVER

SCES294 – OCTOBER 1999

logic diagram (positive logic)




PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic) (continued)



PRODUCT PREVIEW

SN74GTLPH1655

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE

UNIVERSAL BUS TRANSCEIVER

SCES294 – OCTOBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} and BIAS V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1): A-port and control inputs	–0.5 V to 7 V
B port, ERC, and V_{REF}	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_O	
(see Note 1): A port	–0.5 V to $V_{CC} + 0.5$ V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I_O : A port	48 mA
B port	200 mA
Current into any A-port output in the high state, I_O (see Note 2)	48 mA
Continuous current through each V_{CC} or GND	±100 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3)	55°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN74GTLP1655
16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE
UNIVERSAL BUS TRANSCEIVER

SCES294 – OCTOBER 1999

recommended operating conditions (see Notes 4 through 6)

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
V _{TT}	Termination voltage	GTL	1.14	1.2	1.26	V
		GTL+	1.35	1.5	1.65	
V _{REF}	Supply voltage	GTL	0.74	0.8	0.87	V
		GTL+	0.87	1	1.1	
V _I	Input voltage	B port	V _{TT}			V
		Except B port	V _{CC}			
V _{IH}	High-level input voltage	B port	V _{REF} +0.05			V
		ERC	V _{CC} −0.6	V _{CC}		
		Except B port and ERC	2			
V _{IL}	Low-level input voltage	B port	V _{REF} −0.05			V
		ERC	GND 0.6			
		Except B port and ERC	0.8			
I _{IK}	Input clamp current		−18			mA
I _{OH}	High-level output current	A port	−24			mA
I _{OL}	Low-level output current	A port	24			mA
		B port	100			
T _A	Operating free-air temperature		−40	85		°C

- NOTES: 4. All unused control and B-port inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
5. Normal connection sequence is GND first, BIAS $V_{CC} = 3.3$ V second, and $V_{CC} = 3.3$ V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. However, if the B-port I/O precharge is not required, the acceptable connection sequence is GND first and $V_{CC} = 3.3$ V, BIAS $V_{CC} = 3.3$ V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. When V_{CC} is connected, the BIAS V_{CC} circuitry is disabled.
6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute I_{OL} ratings. Similarly, V_{REF} can be adjusted to optimize noise margins, but normally is $2/3 V_{TT}$.

PRODUCT PREVIEW



SN74GTLPH1655
16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE
UNIVERSAL BUS TRANSCEIVER

SCES294 – OCTOBER 1999

electrical characteristics over recommended operating free-air temperature range for GTL+ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V_{IK}		$V_{CC} = 3.15\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
V_{OH}	A port	$V_{CC} = 3.15\text{ V to } 3.45\text{ V}$,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			V
		$V_{CC} = 3.15\text{ V}$	$I_{OH} = -12\text{ mA}$	2.4			
			$I_{OH} = -24\text{ mA}$	2			
V_{OL}	A port	$V_{CC} = 3.15\text{ V to } 3.45\text{ V}$,	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	V
		$V_{CC} = 3.15\text{ V}$	$I_{OL} = 12\text{ mA}$			0.4	
			$I_{OL} = 24\text{ mA}$			0.5	
	B port	$V_{CC} = 3.15\text{ V}$	$I_{OL} = 10\text{ mA}$			0.2	
			$I_{OL} = 64\text{ mA}$			0.4	
			$I_{OL} = 100\text{ mA}$			0.55	
$I_I^{\ddagger}$	B port	$V_{CC} = 3.45\text{ V}$,	$V_I = 0\text{ to } 1.5\text{ V}$			± 10	μA
	A-port and control inputs	$V_{CC} = 3.45\text{ V}$	$V_I = 0\text{ or } V_{CC}$			± 10	
			$V_I = 5.5\text{ V}$			± 20	
$I_{BHL}^{\S}$	A port	$V_{CC} = 3.15\text{ V}$,	$V_I = 0.8\text{ V}$	75			μA
$I_{BHH}^{\P}$	A port	$V_{CC} = 3.15\text{ V}$,	$V_I = 2\text{ V}$	-75			μA
$I_{BHLO}^{\#}$	A port	$V_{CC} = 3.45\text{ V}$,	$V_I = 0\text{ to } V_{CC}$			500	μA
$I_{BHHO}^{\parallel}$	A port	$V_{CC} = 3.45\text{ V}$,	$V_I = 0\text{ to } V_{CC}$			-500	μA
I_{CC}	A or B port	$V_{CC} = 3.45\text{ V}$, $I_O = 0$, V_I (A-port or control input) = V_{CC} or GND V_I (B port) = V_{TT} or GND	Outputs high			40	mA
			Outputs low			40	
			Outputs disabled			40	
$\Delta I_{CC}^{\star}$		$V_{CC} = 3.45\text{ V}$, One A-port or control input at $V_{CC} - 0.6\text{ V}$, Other A-port or control inputs at V_{CC} or GND				1.5	mA
C_i	Control inputs	$V_I = 3.15\text{ V or } 0$					pF
C_{io}	A port	$V_O = 3.15\text{ V or } 0$					pF
	B port	$V_O = 1.5\text{ V or } 0$					

[†] All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

[‡] For I/O ports, the parameter I_I includes the off-state output leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at V_{ILmax} . I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{ILmax} .

[¶] The bus-hold circuit can source at least the minimum high sustaining current at V_{IHmin} . I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IHmin} .

[#] An external driver must source at least I_{BHLO} to switch this node from low to high.

^{||} An external driver must sink at least I_{BHHO} to switch this node from high to low.

[☆] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

live-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
I_{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0\text{ to } 5.5\text{ V}$		100	μA
I_{OZPU}	$V_{CC} = 0\text{ to } 1.5\text{ V}$,	$V_O = 0.5\text{ V to } 3\text{ V}$,	$\overline{OE} = 0$		± 100	μA
I_{OZPD}	$V_{CC} = 1.5\text{ V to } 0$,	$V_O = 0.5\text{ V to } 3\text{ V}$,	$\overline{OE} = 0$		± 100	μA



live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
I_{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		100	μA
I_{OZPU}	$V_{CC} = 0$ to 1.5 V,	$V_O = 0.5$ V to 1.5 V,	$\overline{OE} = 0$		± 100	μA
I_{OZPD}	$V_{CC} = 1.5$ V to 0,	$V_O = 0.5$ V to 1.5 V,	$\overline{OE} = 0$		± 100	μA
I_{CC} (BIAS V_{CC})	$V_{CC} = 0$ to 3.15 V	BIAS $V_{CC} = 3.15$ V to 3.45 V,	V_O (B port) = 0 to 1.5 V		5	mA
	$V_{CC} = 3.15$ V to 3.45 V				10	μA
V_O	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3$ V		0.95	1.05	V
I_O	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15$ V to 3.45 V,	V_O (B port) = 0.6 V	-1		μA

timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5$ V and $V_{REF} = 1$ V for GTL+ (unless otherwise noted)

			MIN	MAX	UNIT
f_{clock}	Clock frequency				MHz
t_w	Pulse duration	LEAB or LEBA high			ns
		CLK high or low			
t_{su}	Setup time	A before CLK			ns
		B before CLK			
		A before LEAB $\downarrow$, CLK = don't care			
		B before LEBA $\downarrow$, CLK = don't care			
t_h	Hold time	A after CLK			ns
		B after CLK			
		A after LEAB $\downarrow$, CLK = don't care			
		B after LEBA $\downarrow$, CLK = don't care			

PRODUCT PREVIEW

SN74GTLPH1655
16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE
UNIVERSAL BUS TRANSCEIVER

SCES294 – OCTOBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$ for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN	TYP‡	MAX	UNIT
f _{max}							MHz
t _{pd}	A	B	Slow				ns
			Fast				
	LEAB	B	Slow				
			Fast				
	CLK	B	Slow				
			Fast				
t _{en}	$\overline{OE}$	B	Slow				ns
t _{dis}							
t _{en}	$\overline{OE}$	B	Fast				ns
t _{dis}							
t _{en}	$\overline{OEAB}$	B	Slow				ns
t _{dis}							
t _{en}	$\overline{OEAB}$	B	Fast				ns
t _{dis}							
t _r	Rise time, B outputs (0.6 V to 1.3 V)		Slow				ns
			Fast				
t _f	Fall time, B outputs (1.3 V to 0.6 V)		Slow				ns
			Fast				
t _{pd}	B	A					ns
	LEBA						
	CLK						
t _{en}	$\overline{OE}$	A					ns
t _{dis}							
t _{en}	$\overline{OEBA}$	A					ns
t _{dis}							


[†] Slow (ERC = V_{CC}) and Fast (ERC = GND)

[‡] All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION








LOAD CIRCUIT FOR A OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



LOAD CIRCUIT FOR B OUTPUTS



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, slew rate $\leq 1 \text{ V/ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

SN74GTLPH1655

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE

UNIVERSAL BUS TRANSCEIVER

SCES294 – OCTOBER 1999

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

This data sheet is specified for and tested to the lump load shown in Figure 1. However, the designer probably uses this GTLP device in a distributed load like that shown in Figure 2, in which actual B-port backplane switching characteristics are different. Therefore, the device is modeled as shown in Figure 3, which very closely matches the results obtained using Figure 2. Switching characteristics based on Figure 3 more closely match actual backplane design requirements.




Figure 2. Test Backplane Model




Figure 3. Distributed-Load Circuit for B Outputs

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTL+ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE [†]	MIN	TYP [‡]	MAX	UNIT
f _{max}							MHz
t _{pd}	A	B	Slow				ns
			Fast				
	LEAB	B	Slow				
			Fast				
	CLK	B	Slow				
			Fast				
t _{en}	$\overline{\text{OE}}$	B	Slow			ns	
t _{dis}							
t _{en}	$\overline{\text{OE}}$	B	Fast			ns	
t _{dis}							
t _{en}	$\overline{\text{OEAB}}$	B	Slow			ns	
t _{dis}							
t _{en}	$\overline{\text{OEAB}}$	B	Fast			ns	
t _{dis}							
t _r	Rise time, B outputs (0.6 V to 1.3 V)		Slow			ns	
			Fast				
t _f	Fall time, B outputs (1.3 V to 0.6 V)		Slow			ns	
			Fast				

[†] Slow (ERC = V_{CC}) and Fast (ERC = GND)

[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.