

Notification about the transfer of the semiconductor business

The semiconductor business of Panasonic Corporation was transferred on September 1, 2020 to Nuvoton Technology Corporation (hereinafter referred to as "Nuvoton"). Accordingly, Panasonic Semiconductor Solutions Co., Ltd. became under the umbrella of the Nuvoton Group, with the new name of Nuvoton Technology Corporation Japan (hereinafter referred to as "NTCJ").

In accordance with this transfer, semiconductor products will be handled as NTCJ-made products after September 1, 2020. However, such products will be continuously sold through Panasonic Corporation.

Publisher of this Document is NTCJ.

If you would find description "Panasonic" or "Panasonic semiconductor solutions", please replace it with NTCJ.

※ Except below description page

"Request for your special attention and precautions in using the technical information and semiconductors described in this book"

Nuvoton Technology Corporation Japan

1.1 Product Summary

This LSI user's manual describes MN101LR05D/04D/03D/02D.

The detail of product specification is described mainly about MN101LR05D.

For the difference between each product, See [1.3 Comparison of Product Specification] and [1.4.1 Pin Configuration].

V_{DD18} voltage after reset release, oscillation stabilization wait time after reset release and ROM capacity vary depending on the ROM name of each product. Table: 1.1.1 shows the difference of specifications between the ROM name.

Table:1.1.1 Product Summary

Product Name	ROM name *	V_{DD18} voltage after reset release	Oscillation stabilization wait time after reset release	ROM (ReRAM) capacity (Program area/Data area)
MN101LR05D MN101LR04D MN101LR03D MN101LR02D	XW	1.1 V	$2^{11}/(f_{SRC}/2)$	62 KB / 2 KB
	XX			59 KB / 4 KB
	XY			53 KB / 8 KB
	XZ			41 KB / 16 KB
	XA	1.8 V	$2^8/(f_{SRC}/2)$	62 KB / 2 KB
	XB			59 KB / 4 KB
	XC			53 KB / 8 KB
	XD			41 KB / 16 KB

* ROM name: XA/XB/XC/XD/XW/XX/XY/XZ indicates the product that ReRAM is blank.



When using the debugger or programmer, set "Product name + ROM name" (e.g.: MN101LR05DXA/XW) in the field "Product type" or "Microcomputer product type".

When "ROM name" is set incorrectly, connect error is occurred.

When nothing is set to "ROM name", XA/XW is selected.

(e.g.: MN101LR05D → MN101LR05DXA/XW)

1.2 Hardware Features

■ Features

In this document, the divided clock and the frequency of it are described as follows:

Divided clock: Clock name/n (n: division ratio)

Frequency: $f_{\text{Clock name}}$

- CPU Core
 - AM13L core
 - LOAD-STORE architecture (3- or 4-stage Pipeline)
- Machine Cycle and Operating Voltage
 - High-Speed mode
 - 100 ns / 10 MHz (Max) (V_{DD30} : 1.8 V to 3.6 V)
 - 1.0 μs / 1 MHz (Max) (V_{DD30} : 1.3 V to 3.6 V)
 - Low-Speed Mode
 - 25 μs / 40 kHz (Max) (V_{DD30} : 1.1 V to 3.6 V)
- Operating Mode
 - NORMAL mode (High-Speed mode)
 - SLOW mode (Low-Speed mode)
 - HALT mode (High-Speed/Low-Speed mode)
 - STOP mode
- Embedded Memory
 - ROM (ReRAM): 64 KB (Programmable area and Data area vary depending on the ROM name.
For details, see Table:1.1.1.)
 - RAM: 4 KB
- ReRAM Specification
 - Program voltage (V_{DD30}): 1.8 V to 3.6 V
 - Program cycles: 1000 times (Program area), 100000 times (Data area)
 - Data is rewritable in bytes without data erase.
- Clock Oscillator (4 circuits)
 - External Low-Speed Oscillation (SOSCCLK): 32.768 kHz (crystal or ceramic)
 - External High-Speed Oscillation (HOSCCLK): up to 10 MHz (crystal or ceramic)
 - Internal Low-Speed Oscillation (SRCCLK): 40 kHz $\pm$ 20 % (V_{DD30} : 1.1 V to 3.6 V)
 - Internal High-Speed Oscillation (HRCCLK): 10/8 MHz $\pm$ 3 % (V_{DD30} : 1.8 V to 3.6 V)
1 MHz $\pm$ 10 % (V_{DD30} : 1.3 V to 3.6 V)

* MN101LR02D does not have external high-speed oscillation (HOSCCLK).
- Internal Operating Clock
 - System Clock (SYSCLK): 10 MHz (Max)
SYSCLK is generated by dividing HCLK or SCLK, and the division ratio is 1, 2, 4, 8, 16 or 32.
HCLK: HOSCCLK or HRCCLK
SCLK: SOSCCLK or SRCCLK

* MN101LR02D cannot be selected HOSCCLK.

- Publication date: October 2014

<Timer 6>

- Function: One-minute timer can be generated in combination with a time base timer.
- Clock Source: HCLK, $HCLK/2^7$, $HCLK/2^{13}$, SYCLK, SCLK, $SCLK/2^7$ or $SCLK/2^{13}$

<Time Base Timer>

- Function: An interrupt can be generated at a given set time.
- Clock Source: HCLK or SCLK
- Interrupt generation cycle: $2^N/f_{HCLK}$, $2^N/f_{SCLK}$ (N = 7, 8, 9, 10, 12, 13, 14, 15)

<Timer 7>

- Function: Square wave output, PWM output (duty/cycle are programmable), one-shot pulse output, IGBT output, event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYCLK, SCLK, or TM7IO input by 1, 2, 4 or 16.

<Timer 8 >

- Function: Square wave output, PWM output (duty/cycle are programmable), event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYCLK, SCLK, or TM8IO input by 1, 2, 4 or 16.

<Timer 9 >

- Function: Square wave output, PWM output (duty/cycle are programmable), event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYCLK, SCLK, or TM9IO input by 1, 2, 4 or 16.

* MN101LR03D and MN101LR02D

cannot be used square wave output, PWM output, event count and TM9IO.

<RTC time base timer (RTC-TBT)>

- Function: Clock generation for the Real Time Clock (RTC)
Frequency correction
(Correction Range: ± 488 ppm to ± 31220 ppm, Accuracy: approx. 0.48 ppm to 30.52 ppm)
- Clock Source: SOSCLK or SRCCLK

<Real Time Clock (RTC)>

- Function: Calendar calculation, adjustment of leap year
Periodic interrupt (0.5 s, 1 s, 1 min or 1 hour)
Alarm0 interrupt (date/hour/minute), Alarm1 interrupt (month/day/hour/minute)

• Buzzer Output/Inverted Buzzer Output

- Output frequency: $f_{HCLK}/2^M$ (M = 9, 10, 11, 12, 13, 14), $f_{SCLK}/2^N$ (N = 3, 4)
- * MN101LR02D can be used inverted buzzer output only.

• Serial Interface: 4 units

<Serial Interface 0, 1> (Full duplex UART/Clock synchronous serial)

- Function:
 - Full duplex UART:
 - Parity check, Detection of overrun error/framing error, Selectable transfer bits of 7 or 8
 - Clock synchronous serial (SPI compatible):
 - 2,3 or 4-wire communication, MSB/LSB first selectable, multiple bytes transmission is available.
- Clock Source: external clock, dedicated baud rate timer

<Serial Interface 2, 3> (Multi-master IIC/Clock synchronous serial)

- Function:
 - Multi-master IIC
 - Clock synchronous serial (SPI compatible):
 - 2,3 or 4-wire communication, MSB/LSB first selectable, multiple bytes transmission is available.
- Clock Source: external clock, dedicated baud rate timer

* MN101LR03D

Serial Interface 3: Clock synchronous serial can be used in 2-wire communication only,
and is not compatible with SPI. (Chip select pin is not assigned.)

* MN101LR02D

Serial Interface 1: Not implemented

Serial Interface 3: Clock synchronous serial can be used in 2 or 3-wire communication,
and is not compatible with SPI. (Chip select pin is not assigned.)

- A/D Converter (ADC): 1 unit

- Resolution: 12 bits

- Analog signal input channel

- MN101LR05D: 8 channels

- MN101LR04D: 6 channels

- MN101LR03D: 4 channels

- MN101LR02D: 3 channels

- I/O ports

- MN101LR05D: 69 pins (selectable N-channel transistor drive strength: 55 pins)

- MN101LR04D: 53 pins (selectable N-channel transistor drive strength: 41 pins)

- MN101LR03D: 37 pins (selectable N-channel transistor drive strength: 27 pins)

- MN101LR02D: 22 pins (selectable N-channel transistor drive strength: 19 pins)

- Clock Output

- HCLK, SCLK, SYSCLK or RTCCLK can be output.

- Automatic Reset Circuit

- Low-voltage Detection Circuit (LVI)

- LCD Driver

- <MN101LR05D>

- 43 segment outputs, 4 common outputs (39 segment outputs, 8 common outputs)

- Display mode: Static, 1/2 to 1/8 duty

- Bias: 1/2, 1/3 (Built-in boost/ External resistor divider)

- <MN101LR04D>

- 31 segment outputs, 4 common outputs

- Display mode: Static, 1/2 to 1/4 duty

- <MN101LR03D>

- 21 segment outputs, 4 common outputs

- Display mode: Static, 1/2 to 1/4 duty

- * MN101LR02D does not have LCD driver function.

- Package

MN101LR05D: TQFP080-P-1212 (12 mm square, 0.5 mm pitch, halogen free)
MN101LR04D: TQFP064-P-1010 (10 mm square, 0.5 mm pitch, halogen free)
MN101LR03D: TQFP048-P-0707 (7 mm square, 0.5 mm pitch, halogen free)
MN101LR02D: HQFN032-A-0505 (5 mm square, 0.5 mm pitch, halogen free)

Panasonic "halogen free" semiconductor products refer to the products made of molding resin and interposer which conform to the following standards.

- Bromine: 900 ppm (Maximum Concentration Value)
- Chlorine: 900 ppm (Maximum Concentration Value)
- Bromine + Chlorine: 1500 ppm (Maximum Concentration Value)

The above-mentioned standards are based on the numerical value described in IEC61249-2-21.

Antimony and its compounds are not added intentionally.

- Operating Ambient Temperature: Ta = -40 °C to 85 °C

1.3 Comparison of Product Specification

Table:1.3.1 Functions

Function	Specification	MN101LR05D	MN101LR04D	MN101LR03D	MN101LR02D
Port	I/O port	69 pins	53 pins	37 pins	22 pins
	N-channel transistor drive strength	55 pins	41 pins	27 pins	19 pins
Interrupt	Internal interrupt	31	31	31	29
	External interrupt	8 (7: IRQ0-6, 1: KEY0-7)	8 (7: IRQ0-6, 1: KEY1-7)	8 (7: IRQ0-6, 1: KEY1-5)	3 (2: IRQ4-5, 1: KEY1-7)
Timer 5	Timer I/O	TM5IO	TM5IO	TM5IO	- (*1)
Timer 9	Timer I/O	TM9IO	TM9IO	- (*1)	- (*1)
Serial interface 1		√	√	√	-
Serial interface 3	Serial communication pins	SBO3/SDA3 SBT3/SCL3 SBI3 SBSC3	SBO3/SDA3 SBT3/SCL3 SBI3 SBSC3	SBO3/SDA3 SBT3/SCL3 - -	SBO3/SDA3 SBT3/SCL3 SBI3 -
	Clock synchronous	2, 3 or 4-wire	2, 3 or 4-wire	2-wire	2 or 3-wire
	SPI compatible	√	√	- (*2)	- (*2)
Buzzer	Buzzer output /Inverted buzzer output	BUZ NBUZ	BUZ NBUZ	BUZ NBUZ	- NBUZ
ADC	Analog input	8 pins (AN0-7)	6 pins (AN2-7)	4 pins (AN2-5)	3 pins (AN3-5)
LCD driver	Segment output	43 pins (SEG0-42) /39 pins (SEG4-42)	31 pins (SEG0-30)	21 pins (SEG0-20)	-
	Common output	4 pins (COM0-3) /8 pins (COM0-7)	4 pins (COM0-3)	4 pins (COM0-3)	-
Oscillation		HOSCCLK SOSCCLK HRCCLK SRCCLK	HOSCCLK SOSCCLK HRCCLK SRCCLK	HOSCCLK SOSCCLK HRCCLK SRCCLK	- SOSCCLK HRCCLK SRCCLK
Package		80-pin TQFP	64-pin TQFP	48-pin TQFP	32-pin HQFN

*1 Timer function is available.

*2 Chip select pin is not assigned.

Table:1.3.2 Functions of I/O Port

I/O Port	MN101LR05D								MN101LR04D								MN101LR03D								MN101LR02D							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Port0	√	√	√	√	√	√	√	√	√	√	√	√	√	√	-	-	-	-	√	√	-	-	-	-	-	√	√	√	-	-	-	-
Port1	√	√	√	√	√	√	√	√	√	√	√	√	√	√	-	-	-	-	√	√	√	√	-	-	-	-	√	√	√	-	-	-
Port2	√	√	√	√	√	√	√	√	√	√	-	-	-	-	√	√	√	√	-	-	-	-	-	-	√	-	-	-	-	-	-	-
Port3	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	-	-	-	-
Port4	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	-	-	-	√	√	√	√	√	√	-	-	-	√	√	√	√
Port5	√	√	√	√	√	√	√	√	√	√	√	-	-	-	-	√	√	√	√	-	-	-	-	-	√	√	√	-	-	-	-	-
Port6	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	√	-	-	-	-	√	√	√	√	√	√	√	√	-	-	-	-
Port7	√	√	√	√	√	√	√	√	-	-	-	-	√	√	√	√	-	-	-	-	√	√	√	√	√	-	-	-	-	-	-	-
Port8	-	-	√	√	√	√	√	√	-	-	√	√	√	√	√	√	-	-	√	√	√	√	√	√	-	-	-	-	-	-	-	-

√ : implemented I/O port

√ : implemented I/O port (selectable N-channel transistor drive strength)

- : not implemented

Table:1.3.3 Functions of LCD Control

I/O Port	MN101LR05D								MN101LR04D								MN101LR03D							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Port2	-	SEG 36	SEG 37	SEG 38	SEG 39	SEG 40	SEG 41	SEG 42	-	SEG 28	-	-	-	-	SEG 29	SEG 30	-	SEG 20	-	-	-	-	-	-
Port3	SEG 28	SEG 29	SEG 30	SEG 31	SEG 32	SEG 33	SEG 34	SEG 35	SEG 20	SEG 21	SEG 22	SEG 23	SEG 24	SEG 25	SEG 26	SEG 27	SEG 12	SEG 13	SEG 14	SEG 15	SEG 16	SEG 17	SEG 18	SEG 19
Port4	SEG 20	SEG 21	SEG 22	SEG 23	SEG 24	SEG 25	SEG 26	SEG 27	SEG 12	SEG 13	SEG 14	SEG 15	SEG 16	SEG 17	SEG 18	SEG 19	-	-	-	SEG 7	SEG 8	SEG 9	SEG 10	SEG 11
Port5	SEG 12	SEG 13	SEG 14	SEG 15	SEG 16	SEG 17	SEG 18	SEG 19	SEG 8	SEG 9	SEG 10	-	-	-	-	SEG 11	SEG 4	SEG 5	SEG 6	-	-	-	-	-
Port6	SEG 4	SEG 5	SEG 6	SEG 7	SEG 8	SEG 9	SEG 10	SEG 11	SEG 0	SEG 1	SEG 2	SEG 3	SEG 4	SEG 5	SEG 6	SEG 7	-	-	-	-	SEG 0	SEG 1	SEG 2	SEG 3
Port7	COM 0	COM 1	COM 2	COM 3	COM 4/ SEG 0	COM 5/ SEG 1	COM 6/ SEG 2	COM 7/ SEG 3	-	-	-	-	COM 0	COM 1	COM 2	COM 3	-	-	-	-	COM 0	COM 1	COM 2	COM 3
Port8	-	-	VLC 2	VLC 3	C2	C1	-	-	-	-	VLC 2	VLC 3	C2	C1	-	-	-	-	VLC 2	VLC 3	C2	C1	-	-
-	VLC1								VLC1								VLC1							

-: not implemented

LCD control function is not implemented in MN101LR02D.



Set "0" to the registers and bits corresponding to the functions which are not implemented.

Table:1.3.4 Pin Functions

Pin No.				Power supply /Oscillations /Reset /Mode control	Port	External interrupt /KEY interrupt	Timer	Serial interface	Buzzer /Clock output	A/D
MN101 LR05D	MN101 LR04D	MN101 LR03D	MN101 LR02D							
1	1	1	32	VSS						
2	2	2	1	XI						
3	3	3	2	XO						
4	4	4	3	NATRON						
5	5	5	4	NRST	P27					
6	6	6		OSC1	P80	IRQ2A				
7	7	7		OSC2	P81	IRQ3A				
8					P00		TM9IOC			
9					P01		TM4IOB			
10	8				P02		TM2IOB/TM8IOC		BUZB	
11	9				P03		TM0IOB/TM7IOC		NBUZB	
12	10	8	5		P04		TM7IOA	SBO3A/SDA3A		
13	11	9	6		P05		TM0IOA/TM2IOA	SBT3A/SCL3A	CLKOUTA	
14	12		7		P06		TM8IOB	SBI3A		
15	13				P07		TM9IOA	SBCS3A		
16					P10	IRQ0A/KEY0A				AN0
17					P11	IRQ1A/KEY1A				AN1
18	14	10			P12	IRQ4C/KEY2A				AN2
19	15	11	8		P13	IRQ5C/KEY3A				AN3
20	16	12	9	VREFP						
21	17	13	10	DMOD						
22	18	14	11	OCD_CLK	P14	IRQ4A/KEY4A				AN4
23	19	15	12	OCD_DATA	P15	IRQ5A/KEY5A				AN5
24	20				P16	IRQ6A/KEY6A				AN6
25	21				P17	KEY7A				AN7
26	22				P20		TM1IOB/TM9IOB			
27	23				P21		TM5IOA			
28					P22			SBI2B		
29					P23			SBO2B/SDA2B		
30					P24			SBT2B/SCL2B		
31					P25			SBCS2B		
32	24	16			P26			SBI1A/RXD1A		
33	25	17			P30			SBO1A/TXD1A		
34	26	18			P31			SBT1A		
35	27	19			P32			SBCS1A		
36	28	20			P33				BUZA	
37	29	21	13		P34		TM4IOA/TM7IOB		NBUZA	
38	30	22	14		P35			SBI0B/RXD0B		
39	31	23	15		P36			SBO0B/TXD0B		
40	32	24	16		P37			SBT0B		
41	33	25	17		P40			SBCS0B		
42	34	26	18		P41			SBI2A		
43	35	27	19		P42			SBO2A/SDA2A		
44	36	28	20		P43			SBT2A/SCL2A		

Pin No.				Power supply /Oscillations /Reset /Mode control	Port	External interrupt /KEY interrupt	Timer	Serial interface	Buzzer /Clock output	A/D
MN101 LR05D	MN101 LR04D	MN101 LR03D	MN101 LR02D							
45	37	29	21		P44			SBCS2A		
46	38				P45			SBI1B/RXD1B		
47	39				P46			SBO1B/TXD1B		
48	40				P47			SBT1B		
49	41				P50			SBCS1B		
50					P51			SBI3B		
51					P52			SBO3B/SDA3B		
52					P53			SBT3B/SCL3B		
53					P54	KEY0B		SBCS3B		
54	42	30	22		P55	KEY1B	TM1IOA			
55	43	31	23		P56	KEY2B	TM3IOA			
56	44	32	24		P57	KEY3B	TM8IOA		CLKOUTB	
57	45	33			P60	IRQ0B				
58	46	34			P61	IRQ1B				
59	47	35			P62	IRQ2B				
60	48	36			P63	IRQ3B				
61	49		25		P64	KEY4B		SBI0A/RXD0A		
62	50		26		P65	KEY5B		SBO0A/TXD0A		
63	51		27		P66	KEY6B		SBT0A		
64	52		28		P67	KEY7B		SBCS0A		
65	53	37			P70	IRQ6B				
66	54	38			P71	IRQ5B				
67	55	39			P72	IRQ4B	TM3IOB			
68	56	40			P73		TM5IOB			
69					P74					
70					P75					
71					P76					
72					P77					
73	57	41		C1	P82					
74	58	42		C2	P83					
75	59	43		VLC3	P84					
76	60	44		VLC2	P85					
77	61	45		VLC1						
78	62	46	29	VDD30						
79	63	47	30	VDD18						
80	64	48	31	VDD11						

* See Table:1.3.3 for LCD control pins.

1.4 Pin Description

1.4.1 Pin Configuration




Figure:1.4.1 MN101LR05D Pin Configuration




Figure:1.4.2 MN101LR04D Pin Configuration




Figure:1.4.3 MN101LR03D Pin Configuration




Figure:1.4.4 MN101LR02D Pin Configuration

1.4.2 Pin Description

Table:1.4.1 Power Supply/Oscillation/Reset/Mode Pin

Pin name		Input/ Output	Description
MN101LR 05D/04D/03D	MN101LR 02D		
VDD30 VSS		-	Power supply pin Connect the capacitor of 1 μ F or more between VDD30 and VSS. Apply 0 V to VSS.
VDD18		-	Internal power output pin Connect the capacitor of 1 μ F between VDD18 and VSS to stable V_{DD18} . Connect the bypass capacitor of 0.1 μ F between VDD18 and VSS.
VDD11		-	Internal power output pin (1.1 V) Connect the capacitor of 1 μ F or more between VDD11 and VSS.
VLC1 VLC2 VLC3	-	-	LCD power supply pin Supply the power under the following conditions. ($V_{DD30} \leq V_{LC1} \leq 3.6$ V and 0 V $\leq V_{LC3} \leq V_{LC2} \leq V_{LC1}$) Capacitors described in [17.3.4 LCD Drive Voltage Selection] must be connected in each pin. When LCD function is not used, connect V_{LC1} to V_{DD30} .
C1 C2	-	-	LCD voltage boost capacitor pin When using the internal LCD booster circuit, connect the capacitor of 0.22 μ F between C1 and C2.
VREFP		-	ADC Reference power supply pin When ADC is not used, connect VREFP to VDD30. The voltage level of VREFP must be over 0.8 V_{DD30} at any time including LSI power on.
OSC1 OSC2	-	Input Output	External high-speed oscillation pin When the external high-speed oscillation is needed, connect the oscillator to the pins. The external clock can be input through OSC1, and leave OSC2 open.
XI XO		Input Output	External low-speed oscillation pin When the external low-speed oscillation is needed, connect the oscillator to the pins.
NRST		Input Output	Reset pin (N-channel open drain pin) When NRST is set to "Low", LSI is initialized. LSI reset condition is described in [2.5 Reset].
DMOD		Input	Mode setting pin Always set DMOD to "Low" level, except for connecting the external LSI debugger or serial programmer.
NATRON		Input	Auto reset control pin To use the auto reset function, set NATRON to "Low" level. If not, set NATRON to "High" level.



The voltage level of VREFP must be over 0.8 V_{DD30} at any time including LSI power on.

Table:1.4.2 General-purpose Port Function Pin

Pin name				Input/ Output	Output drive strength selectable	Description
MN101LR 05D	MN101LR 04D	MN101LR 03D	MN101LR 02D			
P00	-	-	-	Input/ Output	Yes	Port 0 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected. -The drive strength of output Nch transistor can be changed.
P01	-	-	-		Yes	
P02	P02	-	-		Yes	
P03	P03	-	-		Yes	
P04	P04	P04	P04		Yes	
P05	P05	P05	P05		Yes	
P06	P06	-	P06		Yes	
P07	P07	-	-		Yes	
P10	-	-	-	Input/ Output	No	Port 1 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.
P11	-	-	-		No	
P12	P12	P12	-		No	
P13	P13	P13	P13		No	
P14	P14	P14	P14		No	
P15	P15	P15	P15		No	
P16	P16	-	-		No	
P17	P17	-	-		No	
P20	P20	-	-	Input/ Output	Yes	Port 2 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected. -The drive strength of output Nch transistor can be changed.
P21	P21	-	-		Yes	
P22	-	-	-		Yes	
P23	-	-	-		Yes	
P24	-	-	-		Yes	
P25	-	-	-		Yes	
P26	P26	P26	-		Yes	
P27	P27	P27	P27	Input/ Output	No	Port 2 -LSI is reset by setting P2OUT.P2OUT7 to "0".
P30	P30	P30	-	Input/ Output	Yes	Port 3 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected. -The drive strength of output Nch transistor can be changed.
P31	P31	P31	-		Yes	
P32	P32	P32	-		Yes	
P33	P33	P33	-		Yes	
P34	P34	P34	P34		Yes	
P35	P35	P35	P35		Yes	
P36	P36	P36	P36		Yes	
P37	P37	P37	P37		Yes	

Pin name				Input/ Output	Output drive strength selectable	Description
MN101LR 05D	MN101LR 04D	MN101LR 03D	MN101LR 02D			
P40	P40	P40	P40	Input/ Output	Yes	Port 4 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected. -The drive strength of output Nch transistor can be changed.
P41	P41	P41	P41		Yes	
P42	P42	P42	P42		Yes	
P43	P43	P43	P43		Yes	
P44	P44	P44	P44		Yes	
P45	P45	-	-		Yes	
P46	P46	-	-		Yes	
P47	P47	-	-		Yes	
P50	P50	-	-	Input/ Output	Yes	Port 5 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected. -The drive strength of output Nch transistor can be changed.
P51	-	-	-		Yes	
P52	-	-	-		Yes	
P53	-	-	-		Yes	
P54	-	-	-		Yes	
P55	P55	P55	P55		Yes	
P56	P56	P56	P56		Yes	
P57	P57	P57	P57		Yes	
P60	P60	P60	-	Input/ Output	Yes	Port 6 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected. -The drive strength of output Nch transistor can be changed.
P61	P61	P61	-		Yes	
P62	P62	P62	-		Yes	
P63	P63	P63	-		Yes	
P64	P64	-	P64		Yes	
P65	P65	-	P65		Yes	
P66	P66	-	P66		Yes	
P67	P67	-	P67		Yes	
P70	P70	P70	-	Input/ Output	Yes	Port 7 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected. -The drive strength of output Nch transistor can be changed.
P71	P71	P71	-		Yes	
P72	P72	P72	-		Yes	
P73	P73	P73	-		Yes	
P74	-	-	-		Yes	
P75	-	-	-		Yes	
P76	-	-	-		Yes	
P77	-	-	-		Yes	
P80	P80	P80	-	Input/ Output	No	Port 8 -At each port, the I/O direction and the pull-up resistor connection is controlled individually. -At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.
P81	P81	P81	-		No	
P82	P82	P82	-		No	
P83	P83	P83	-		No	
P84	P84	P84	-		No	
P85	P85	P85	-		No	

Table:1.4.3 Special Function Pin

Pin name				Input/ Output	Description
MN101LR05D	MN101LR04D	MN101LR03D	MN101LR02D		
SBI0A(RXD0A) SBI0B(RXD0B) SBI1A(RXD1A) SBI1B(RXD1B) SBI2A SBI2B SBI3A SBI3B	SBI0A(RXD0A) SBI0B(RXD0B) SBI1A(RXD1A) SBI1B(RXD1B) SBI2A SBI3A	SBI0B(RXD0B) SBI1A(RXD1A) SBI2A SBI3A	SBI0A(RXD0A) SBI0B(RXD0B) SBI2A SBI3A	Input	Serial data input pins -Pull-up resistor can be added by setting PnPLUP. -Select the input mode by setting PnDIR. -Select the serial data input by setting SCnMD1.SCnSBIS. (n = 0,1,2,3)
SBO0A(TXD0A) SBO0B(TXD0B) SBO1A(TXD1A) SBO1B(TXD1B) SBO2A(SDA2A) SBO2B(SDA2B) SBO3A(SDA3A) SBO3B(SDA3B)	SBO0A(TXD0A) SBO0B(TXD0B) SBO1A(TXD1A) SBO1B(TXD1B) SBO2A(SDA2A) SBO3A(SDA3A)	SBO0B(TXD0B) SBO1A(TXD1A) SBO2A(SDA2A) SBO3A(SDA3A)	SBO0A(TXD0A) SBO0B(TXD0B) SBO2A(SDA2A) SBO3A(SDA3A)	Input/ Output	Serial data I/O pins -Pull-up resistor can be added by setting PnPLUP. -Select the output mode by setting PnDIR. -Select the serial data output by setting SCnMD1.SCnSBOS. (n = 0,1,2,3) -Select the push-pull or Nch-open drain by setting PnODC.
SBT0A SBT0B SBT1A SBT1B SBT2A(SCL2A) SBT2B(SCL2B) SBT3A(SCL3A) SBT3B(SCL3B)	SBT0A SBT0B SBT1A SBT1B SBT2A(SCL2A) SBT3A(SCL3A)	SBT0B SBT1A SBT2A(SCL2A) SBT3A(SCL3A)	SBT0A SBT0B SBT2A(SCL2A) SBT3A(SCL3A)	Input/ Output	Serial clock I/O pins -Pull-up resistor can be added by setting PnPLUP. -Select the input or output mode by setting PnDIR. -Select the serial clock I/O by setting SCnMD1.SCnSBTS. (n = 0,1,2,3) -Select the push-pull or Nch-open drain by setting PnODC.
SBCS0A/SBCS0B SBCS1A/SBCS1B SBCS2A/SBCS2B SBCS3A/SBCS3B	SBCS0A/SBCS0B SBCS1A/SBCS1B SBCS2A SBCS3A	SBCS0B SBCS1A SBCS2A SBCS3A	SBCS0A/SBCS0B SBCS2A SBCS3A	Input/ Output	Serial chip select I/O pins -Pull-up resistor can be added by setting PnPLUP. -Select the input or output mode by setting PnDIR. -Select the serial chip select I/O by setting SCnMD3.SCnSBTS. (n = 0,1) or SCnMD2.SCnSBCSEN(n = 2,3)
TM0IOA/TM0IOB TM1IOA/TM1IOB TM2IOA/TM2IOB TM3IOA/TM3IOB TM4IOA/TM4IOB TM5IOA/TM5IOB TM7IOA/TM7IOB/ TM7IOC TM8IOA/TM8IOB/ TM8IOC TM9IOA/TM9IOB TM9IOC	TM0IOA/TM0IOB TM1IOA/TM1IOB TM2IOA/TM2IOB TM3IOA/TM3IOB TM4IOA TM5IOA/TM5IOB TM7IOA/TM7IOB/ TM7IOC TM8IOA/TM8IOB TM8IOC TM9IOA/TM9IOB	TM0IOA TM1IOA TM2IOA TM3IOA/TM3IOB TM4IOA TM5IOB TM7IOA/TM7IOB TM8IOA	TM0IOA TM1IOA TM2IOA TM3IOA TM4IOA TM7IOA/TM7IOB TM8IOA/TM8IOB	Input/ Output	Timer I/O pins -When capturing the external event signal, select the input mode by setting PnDIR. -To output the timer output signal, select the output mode by setting PnDIR, and the output port with TMIOENn/TMIOSELn (n = 0,1).
AN0/AN1/AN2/AN3/ AN4/AN5/AN6/AN7	AN2/AN3/ AN4/AN5/AN6/AN7	AN2/AN3/ AN4/AN5	AN3/ AN4/AN5	Input	Analog input pins for ADC -Select the analog input pin with ANEN0.
IRQ0A/IRQ0B IRQ1A/IRQ1B IRQ2A/IRQ2B IRQ3A/IRQ3B IRQ4A/IRQ4B/ IRQ4C IRQ5A/IRQ5B/ IRQ5C IRQ6A/IRQ6B	IRQ0B IRQ1B IRQ2A/IRQ2B IRQ3A/IRQ3B IRQ4A/IRQ4B/ IRQ4C IRQ5A/IRQ5B/ IRQ5C IRQ6A/IRQ6B	IRQ0B IRQ1B IRQ2A/IRQ2B IRQ3A/IRQ3B IRQ4A/IRQ4B/ IRQ4C IRQ5A/IRQ5B/ IRQ5C IRQ6B	IRQ4A IRQ5A/ IRQ5C	Input	External interrupt input pins -Select the external interrupt pin with IRQIEN, IRQISEL0 and IRQISEL1.

Pin name				Input/ Output	Description
MN101LR05D	MN101LR04D	MN101LR03D	MN101LR02D		
KEY0A/KEY0B KEY1A/KEY1B KEY2A/KEY2B KEY3A/KEY3B KEY4A/KEY4B KEY5A/KEY5B KEY6A/KEY6B KEY7A/KEY7B	KEY1B KEY2A/KEY2B KEY3A/KEY3B KEY4A/KEY4B KEY5A/KEY5B KEY6A/KEY6B KEY7A/KEY7B	KEY1B KEY2A/KEY2B KEY3A/KEY3B KEY4A KEY5A KEY6A	KEY1B KEY2B KEY3A/KEY3B KEY4A/KEY4B KEY5A/KEY5B KEY6A/KEY6B KEY7B	Input	Key interrupt input pins -Select the key interrupt pin with KEYIEN and KEYSEL.
COM0-7	COM0-3	COM0-3		Output	LCD common output pins -Select the common output pin with LCCTRn.
SEG0-42	SEG0-30	SEG0-20		Output	LCD segment output pins -Select the segment output pin with LCCTRn.
BUZA/BUZB	BUZA/BUZB	BUZA		Output	Buzzer output pin -Select the buzzer output pin with BUZCNT.
NBUZA/NBUZB	NBUZA/NBUZB	NBUZA	NBUZA	Output	Inverted Buzzer output pin -Select the inverted buzzer output pin with BUZCNT.
CLKOUTA/ CLKOUTB	CLKOUTA/ CLKOUTB	CLKOUTA/ CLKOUTB	CLKOUTA/ CLKOUTB	Output	Clock output pins -Select the clkout pin with CLKOUT.
OCD_CLK OCD_DATA	OCD_CLK OCD_DATA	OCD_CLK OCD_DATA	OCD_CLK OCD_DATA	Input/ Output	On-board debugger I/O pins These pins are used for on-board debugging.

1.5 Electrical Characteristics

1.5.1 Absolute Maximum Ratings

A. Absolute Maximum Ratings *2 *3

$V_{SS} = 0\text{ V}$

Parameter			Symbol	Rating	Unit
A1	Supply voltage		V _{DD30}	-0.3 to +4.6	V
A2	Input pin voltage		V _I	-0.3 to V _{DD30} + 0.3 (up to 4.6)	V
A3	Output pin voltage		V _O	-0.3 to V _{DD30} + 0.3 (up to 4.6)	
A4	Input/Output pin voltage		V _{IO1}	-0.3 to V _{DD30} + 0.3 (up to 4.6)	
A5	Peak output current	Except P1/8 *4	I _{OL1} (peak)	30	mA
A6		P1/8 *5	I _{OL2} (peak)	10	
A7		All pins	I _{OH} (peak)	-10	
A8	Average output current *1	Except P1/8 *4	I _{OL1} (avg)	20	
A9		P1/8 *5	I _{OL2} (avg)	5	
A10		All pins	I _{OH} (avg)	-5	
A11	Total output current for all pins *1		I _{TOL}	60	
A12			I _{TOH}	-60	
A13	Power dissipation		P _T	230 (Ta = +85 °C)	mW
A14	Operating ambient temperature		T _{opr}	-40 to +85	°C
A15	Storage temperature		T _{stg}	-55 to +125	

*1 The values are applied to any period of 100 ms.

*2 To stabilize the internal power supply voltage, connect bypass capacitors as follows to at least one or more points close to the LSI: Capacitors of 1 μF or more between V_{DD30} and V_{SS} , Capacitors of 0.1 μF and 1 μF or more between V_{OUT18} and V_{SS} .

*3 The absolute maximum ratings are the limit values beyond which the IC may be damaged. Operation is not guaranteed under these conditions.

*4 The value is applied when selecting the large current output by setting PnNLC register. Except P1 corresponds in MN101LR02D.

*5 P1 corresponds in MN101LR02D.

1.5.2 Operating Condition

B. Operating Condition

$V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
Supply voltage *6							
B1	Supply voltage	V _{DD1}	f _{SYSCLK} ≤ 10.0 MHz	1.8	--	3.6	V
B2		V _{DD2}	f _{SYSCLK} ≤ 1.0 MHz *7	1.3	--	3.6	
B3		V _{DD3}	f _{SYSCLK} ≤ 40 kHz *8 *10	1.1	--	3.6	
B4	RAM retention supply voltage	V _{DD4}	At STOP mode *10	1.1	--	3.6	
Operating speed *9							
B5	Instruction execution time 1/f _{SYSCLK}	t _{c1}	V _{DD30} = 1.8 V to 3.6 V	0.1	--	--	μs
B6		t _{c2}	V _{DD30} = 1.3 V to 3.6 V	1.0	--	--	
B7		t _{c3}	V _{DD30} = 1.1 V to 3.6 V *10	25.0	--	--	

*6 f_{SYSCLK} : Frequency for the system clock

*7 When f_{SYSCLK} is generated by using the internal high-speed oscillation.

*8 When f_{SYSCLK} is generated by using the external low-speed oscillation or the internal low-speed oscillation.

*9 $t_{c1,2}$: When f_{SYSCLK} is generated by using the internal high-speed oscillation or the external high-speed oscillation.
(However, for t_{c2} , only by using the internal high-speed oscillation)
 t_{c3} : When f_{SYSCLK} is generated by using the internal low-speed oscillation.

*10 When using auto reset function, the lowest voltage is the auto reset detection voltage.

$V_{DD30} = V_{\text{RSTL}}$ to 3.6 V , $V_{SS} = 0\text{ V}$
 $V_{\text{RSTL}} = 1.1\text{ V}$ at auto reset function
 $T_a = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
External high-speed oscillation Figure:1.5.1 (MN101LR02D is not applicable.)							
B8	Frequency	F _{HOSCCLK}	V _{DD30} = 1.8 V to 3.6 V	1.0	--	10.0	MHz
External low-speed oscillation Figure:1.5.2							
B9	Frequency	F _{SOSCCLK}	V _{DD30} = V _{RSTL} to 3.6 V	--	32.768	--	kHz
Internal high-speed RC oscillation *11							
B10	Frequency	F _{HRCCLK10}	V _{DD30} = 1.8 V to 3.6 V FCNT = "00"	--	10	--	MHz
B11		F _{HRCCLK8}	V _{DD30} = 1.8 V to 3.6 V FCNT = "01"	--	8	--	MHz
B12		F _{HRCCLK1}	V _{DD30} = 1.3 V to 3.6 V FCNT = "10"	--	1	--	MHz

$V_{DD30} = V_{RSTL}$ to 3.6 V, $V_{SS} = 0$ V
 $V_{RSTL} = 1.1$ V at auto reset function
 $T_a = -40$ °C to $+85$ °C

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
B13	Temperature/Voltage dependence	E_{F1}	$f_{HRCCLK} = 8/10$ MHz $T_a = 0$ °C to $+50$ °C	-1.5	--	1.5	%
B14		E_{F2}	$f_{HRCCLK} = 8/10$ MHz $T_a = -40$ °C to $+85$ °C	-3.0	--	3.0	
B15	Temperature/Voltage dependence	E_{F5}	$f_{HRCCLK} = 1$ MHz $T_a = -40$ °C to $+85$ °C	-10.0	--	10.0	%
Internal low-speed RC oscillation							
B16	Frequency	F_{SRCCLK}	$V_{DD30} = V_{RSTL}$ to 3.6 V	--	40	--	kHz
B17	Temperature/Voltage dependence	E_{F6}	$T_a = -40$ °C to $+85$ °C	-20.0	--	20.0	%

*11 Output frequency of the internal high-speed RC oscillation can be selected by setting the FCNT bit of HCLKCNT register.




Figure:1.5.1 High-speed oscillation




Figure:1.5.2 Low-speed oscillation



Connect the external capacitance to match the oscillator used.
 When using the crystal or ceramic oscillator, consult your oscillator manufacturer to decide the external capacitance value since the oscillation frequency changes depending on the capacitor value.



The external low-speed oscillation of other than 32.768 kHz can't be used.

$V_{DD30} = 1.8\text{ V to }3.6\text{ V}$, $V_{SS} = 0\text{ V}$
 $V_{RSTL} = 1.1\text{ V}$ at auto reset function
 $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
External clock input 1 OSC1 (OSC2 is open.) (MN101LR02D is not applicable.)							
B18	Clock frequency	f _{HOSCCLK}		1.0	--	10.0	MHz
B19	High period time *12	t _{wh1}	Figure:1.5.3	45	--	--	ns
B20	Low period time *12	t _{wl1}		45	--	--	
B21	Rise time	t _{wr1}	Figure:1.5.3	--	--	5.0	
B22	Fall time	t _{wf1}		--	--	5.0	

*12 Set the clock duty ratio to the value from 45 % to 55 %.




Figure:1.5.3 OSC1 timing diagram

1.5.3 DC Characteristics

C. DC Characteristics

$V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
Supply current *13							
C1 *14	Operating supply current	I _{DD1}	f _{HOSCCLK} = 10 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.8 V [f _{SYSCLK} = f _{HOSCCLK}]	--	2.1	3.1	mA
C2		I _{DD2}	f _{HRCCLK} = 10 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.8 V [f _{SYSCLK} = f _{HRCCLK}]	--	2.1	3.0	
C3		I _{DD3}	f _{HRCCLK} = 8 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.8 V [f _{SYSCLK} = f _{HRCCLK}]	--	1.72	2.5	
C4		I _{DD4}	f _{HRCCLK} = 8 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.8 V [f _{SYSCLK} = f _{HRCCLK} /2]	--	0.94	1.5	
C5 *14		I _{DD5}	f _{HOSCCLK} = 4 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.8 V [f _{SYSCLK} = f _{HOSCCLK}]	--	0.84	1.3	
C6		I _{DD6}	f _{HRCCLK} = 1 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.3 V [f _{SYSCLK} = f _{HRCCLK}]	--	0.22	0.36	μA
C7		I _{DD7}	f _{SOSCCLK} = 32.768 kHz V _{DD30} = 3.0 V, V _{DD18} = 1.1 V [f _{SYSCLK} = f _{SOSCCLK}]	--	5.6	9.5	
C8		I _{DD8}	f _{SRCCLK} = 40 kHz V _{DD30} = 3.0 V, V _{DD18} = 1.1 V [f _{SYSCLK} = f _{SRCCLK}]	--	6.7	11.6	

*14 MN101LR02D is not applicable.

C. DC Characteristics

$V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
C9	Supply current in HALT	I_{DD9}	HALT0 mode $f_{HRCCLK} = 8\text{ MHz}$ $V_{DD30} = 3.0\text{ V}$, $V_{DD18} = 1.1\text{ V}$	--	0.24	0.33	mA
C10		I_{DD10}	HALT2 mode $f_{SOSCCLK} = 32.768\text{ kHz}$ $V_{DD30} = 3.0\text{ V}$, $V_{DD18} = 1.1\text{ V}$ $T_a = 25\text{ }^{\circ}\text{C}$ (HOSCCLK/HRCCLK/SRCCLK are stopped)	--	0.2	0.4	μA
C11		I_{DD11}	HALT3 mode $f_{SOSCCLK} = 32.768\text{ kHz}$ $V_{DD30} = 3.0\text{ V}$, $V_{DD18} = 1.1\text{ V}$ $T_a = 25\text{ }^{\circ}\text{C}$, HALTMOD = 1 (HOSCCLK/HRCCLK/SRCCLK are stopped)	--	0.5	0.7	
C12		I_{DD12}	HALT3 mode $f_{SOSCCLK} = 32.768\text{ kHz}$ $V_{DD30} = 3.0\text{ V}$, $V_{DD18} = 1.1\text{ V}$ $T_a = 85\text{ }^{\circ}\text{C}$, HALTMOD = 1 (HOSCCLK/HRCCLK/SRCCLK are stopped)	--	--	2.9	
C13	Supply current in STOP	I_{DD13}	$V_{DD30} = 3.0\text{ V}$, $V_{DD18} = 1.1\text{ V}$ $T_a = 25\text{ }^{\circ}\text{C}$ (HOSCCLK/HRCCLK/ SOSCCLK/SRCCLK are stopped)	--	0.06	0.24	μA
C14		I_{DD14}	$V_{DD30} = 3.0\text{ V}$, $V_{DD18} = 1.1\text{ V}$ $T_a = 85\text{ }^{\circ}\text{C}$ (HOSCCLK/HRCCLK/ SOSCCLK/SRCCLK are stopped)	--	--	2.6	

*13 The supply current is measured with $T_a = 25\text{ }^{\circ}\text{C}$, no-load, and all the analog part in the power-down state. (The pull-up/down resistors are not connected.) Each supply current is measured with the following conditions.

$I_{DD1,5}$ (Operating supply current): After setting all input and output pins to the input mode, V_{DD18} (the Logic supply voltage) to 1.8 V, the oscillation mode to NORMAL (the external oscillation), hold the input pins to V_{DD30} level and input the 10/4 MHz square wave, which has the amplitude from V_{DD30} to V_{SS} , from OSC1 pin.

$I_{DD2,3,4}$ (Operating supply current): After setting all input and output pins to the input mode, V_{DD18} (the Logic supply voltage) to 1.8 V, the oscillation mode to NORMAL (the internal high-oscillation: 10/8 MHz), hold the input pins to V_{DD30} level.

I_{DD6} (Operating supply current): After setting all input and output pins to the input mode, V_{DD18} (the Logic supply voltage) to 1.3 V, the oscillation mode to NORMAL (the internal high-oscillation: 1 MHz), hold the input pins to V_{DD30} level.

I_{DD7} (Operating supply current): After setting all input and output pins to the input mode, V_{DD18} (the Logic supply voltage) to 1.1 V, the oscillation mode to SLOW (the external oscillation), hold the input pins to V_{DD30} level and input the 32.768 kHz square wave, which has the amplitude from V_{DD11} to V_{SS} , from XI pin.

I_{DD8} (Operating supply current): After setting all input and output pins to the input mode, V_{DD18} (the Logic supply voltage) to 1.1 V, the oscillation mode to SLOW (the internal low-oscillation: 40 kHz), hold the input pins to V_{DD30} level.

I_{DD9} (Supply current in HALT): After setting all input and output pins to the input mode, the oscillation mode to HALT0 (the internal high-oscillation), hold the input pins to V_{DD30} level.

I_{DD10} (Supply current in HALT): After setting all input and output pins to the input mode, the oscillation mode to HALT2 (the external low-oscillation), hold the input pins to V_{DD30} level and input the 32.768 kHz square wave, which has the amplitude from V_{DD11} to V_{SS} , from XI pin.

$I_{DD11,12}$ (Supply current in HALT): After setting all input and output pins to the input mode, the oscillation mode to HALT3 (the external low-oscillation), hold the input pins to V_{DD30} level and input the 32.768 kHz square wave, which has the amplitude from V_{DD11} to V_{SS} , from XI pin.

$I_{DD13,14}$ (Supply current in STOP): After setting V_{DD18} (the Logic supply voltage) to 1.1 V and the oscillation mode to STOP, hold the input pins to V_{DD30} level and make OSC1 and XI pins open.

$V_{DD30} = V_{RSTL}$ to 3.6 V, $V_{SS} = 0$ V

 $V_{RSTL} = 1.1$ V at auto reset function

 $T_a = -40$ °C to $+85$ °C

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
Input pin 1 NATRON (Schmitt input)							
C15	High-level input voltage	V _{IH1}		0.8V _{DD30}	--	V _{DD30}	V
C16	Low-level input voltage	V _{IL1}		0	--	0.2V _{DD30}	
C17	Input leakage current	I _{LK1}	V _I = 0 V to V _{DD30}	--	--	± 1	μA
Input pin 2 DMOD (Schmitt input)							
C18	High-level input voltage	V _{IH2}		0.8V _{DD30}	--	V _{DD30}	V
C19	Low-level input voltage	V _{IL2}		0	--	0.2V _{DD30}	
C20	Pull-down resistance	I _{RL2}	V _{DD30} = 3.0 V, V _I = V _{DD30}	30	100	300	kΩ
Input/Output pin 3 (Schmitt input) MN101LR05D: P10 to P17, P80 to P85 MN101LR04D: P12 to P17, P80 to P85 MN101LR03D: P12 to P15, P80 to P85 MN101LR02D: P13 to P15							
C21	High-level input voltage	V _{IH3}		0.8V _{DD30}	--	V _{DD30}	V
C22	Low-level input voltage	V _{IL3}		0	--	0.2V _{DD30}	
C23	Input leakage current	I _{LK3}	V _I = 0 V to V _{DD30}	--	--	± 1	μA
C24	Pull-down resistance	I _{RH3}	V _{DD30} = 3.0 V, V _I = V _{SS} with pull-up resistor	30	100	300	kΩ
C25	High-level output voltage	V _{OH3}	V _{DD30} = 3.0 V, I _{OH} = -2.0 mA	2.4	--	--	V
C26	Low-level output voltage	V _{OL3}	V _{DD30} = 3.0 V, I _{OL} = 2.0 mA	--	--	0.4	
Input/Output pin 4 (Schmitt input) MN101LR05D: P00 to P07, P20 to P26, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77 MN101LR04D: P02 to P07, P20, P21, P26, P30 to P37, P40 to P47, P50, P55 to P57, P60 to P67, P70 to P73 MN101LR03D: P04, P05, P26, P30 to P37, P40 to P44, P55 to P57, P60 to P63, P70 to P73 MN101LR02D: P04 to P06, P34 to P37, P40 to P44, P55 to P57, P64 to P67							
C27	High-level input voltage	V _{IH4}		0.8V _{DD30}	--	V _{DD30}	V
C28	Low-level input voltage	V _{IL4}		0	--	0.2V _{DD30}	
C29	Input leakage current	I _{LK4}	V _I = 0 V to V _{DD30}	--	--	±1	μA
C30	Pull-down resistance	I _{RH4}	V _{DD30} = 3.0 V, V _I = V _{SS} with pull-up resistor	30	100	300	kΩ
C31	High-level output voltage	V _{OH4}	V _{DD30} = 3.0 V, I _{OH} = -2.0 mA	2.4	--	--	V
C32	Low-level output voltage 1	V _{OL41}	V _{DD30} = 3.0 V, I _{OL} = 2.0 mA at Large output current OFF	--	--	0.4	
C33	Low-level output voltage 2	V _{OL42}	V _{DD30} = 3.0 V, I _{OL} = 8.0 mA at Large output current ON	--	--	0.4	

$V_{DD30} = V_{RSTL}$ to 3.6 V, $V_{SS} = 0$ V

 $V_{RSTL} = 1.1$ V at auto reset function

 $T_a = -40$ °C to $+85$ °C

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
Input pin 5 P27(NRST) (Schmitt input)							
C34	High-level input voltage	V _{IH5}		0.8V _{DD30}	--	V _{DD30}	V
C35	Low-level input voltage	V _{IL5}		0	--	0.15V _{DD30}	
C36	Pull-down resistance	I _{RH5}	V _{DD30} = 3.0 V, V _I = V _{SS} with pull-up resistor	30	100	300	kΩ
Display output pin 1 MN101LR05D: COM0 to COM7 (at V _{LC1} , V _{SS} output) MN101LR04D: COM0 to COM3 (at V _{LC1} , V _{SS} output) MN101LR03D: COM0 to COM3 (at V _{LC1} , V _{SS} output) MN101LR02D: -							
C37	Potential difference of output waveform	V _{OCM}	V _{DD30} = V _{LC1} = 3.0 V I _{COM} = 10 μA	--	--	0.6	V
Display output pin 2 MN101LR05D: SEG0 to SEG42 (at V _{LC1} , V _{SS} output) MN101LR04D: SEG0 to SEG30 (at V _{LC1} , V _{SS} output) MN101LR03D: SEG0 to SEG20 (at V _{LC1} , V _{SS} output) MN101LR02D: -							
C38	Voltage difference of output waveform	V _{OSG}	V _{DD30} = V _{LC1} = 3.0 V I _{SEG} = 2 μA	--	--	0.6	V
LCD boost output pin 1 MN101LR05D: VLC1, VLC2, VLC3 (VLC3: Triple output compared to the reference voltage output) MN101LR04D: VLC1, VLC2, VLC3 (VLC3: Triple output compared to the reference voltage output) MN101LR03D: VLC1, VLC2, VLC3 (VLC3: Triple output compared to the reference voltage output) MN101LR02D: -							
C39	Output voltage	V _{LC1}	V _{DD30} =V _{RSTL} to 3.0 V	2.7	3.0	3.3	V
C40		V _{LC2}	V _{LC3} = 1.0 V, Ta = 25 °C LCD display OFF, SEG/COM	1.8	2.0	2.2	
C41		V _{LC3}	with no load, LCD boost clock = 125 kHz	0.9	1.0	1.1	

1.5.4 A/D Converter Characteristics

D. A/D Converter characteristics *14

$V_{DD30} = 3.0\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
D1	Resolution	RSL		--	--	12	Bits
D2	Nonlinearity error	INL	$V_{DD30} = 3.0\text{ V}$, $V_{SS} = 0\text{ V}$ $V_{REFP} = 3.0\text{ V}$ $T_{AD} = 750\text{ ns}$	--	--	± 4	LSB
D3	Differential non-linearity error	DNL		--	--	± 3	
D4	Zero voltage transition	E_{ZS}		--	10	30	mV
D5	full-scale voltage transition	E_{FS}		2970	2990	--	
D6	AD conversion time	t_{CV}	$f_{SYSCLK} = 8\text{ MHz}$, $T_{AD} = 750\text{ ns}$	15.38	--	--	μs
D7	Sampling time	t_S	$T_{AD} = 750\text{ ns}$	1.5	--	--	
D8	Reference voltage	V_{REFP}	$V_{REFP} \leq V_{DD30}$	1.8	--	V_{DD30}	V
D9	Analog input voltage	V_{AIN}		V_{SS}	--	V_{REFP}	
D10	Analog input leakage current	I_{AINL}	At channel off $V_{ADIN} = 0\text{ V}$ to V_{DD30}	--	--	± 1	μA

*14 T_{AD} denotes the clock cycle for A/D conversion.

The value from D2 to D5 are guaranteed under the condition of $V_{DD30} = V_{REFP} = 3.0\text{ V}$ and $V_{SS} = 0\text{ V}$.

1.5.5 Reset/Power supply Detection Characteristics

E. Reset/Power supply Detection Characteristics

$V_{DD30} = V_{RSTL}$ to 3.6 V, $V_{SS} = 0$ V
 $V_{RSTL} = 1.1$ V at auto reset function
 $T_a = -40$ °C to $+85$ °C

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
Reset							
E1	Operating supply current	V _{DD3}	With auto reset	V _{RSTL}	--	3.6	V
E2	Auto reset voltage detection level	V _{RSTH}	V _{DD30} = "Low" --> "High"	1.10	1.23	1.35	
E3		V _{RSTL}	V _{DD30} = "High" --> "Low"	1.10	1.18	1.30	
E4	Slope of voltage startup	SL _{VDD30}		--	--	1.0	V/ms
Power supply Detection							
E5	Detection voltage	V _{LVI}		1.00	1.10	1.20	V
				1.05	1.15	1.25	
				1.10	1.20	1.30	
				1.15	1.25	1.35	
				1.20	1.30	1.40	
				1.25	1.35	1.45	
				1.30	1.40	1.50	
				1.40	1.50	1.60	
				1.50	1.60	1.70	
				1.60	1.70	1.80	
				1.70	1.80	1.90	
				1.80	1.90	2.00	
				1.90	2.00	2.10	
				2.00	2.10	2.20	
				2.10	2.20	2.30	
				2.20	2.30	2.40	
				2.30	2.40	2.50	
				2.40	2.50	2.60	
				2.50	2.60	2.70	
				2.60	2.70	2.80	
				2.70	2.80	2.90	
				2.80	2.90	3.00	

1.5.6 ReRAM Program Condition

F. ReRAM Program Condition

$V_{DD30} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = 0 \text{ V}$
 $T_a = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$

Parameter		Symbol	Condition	Limits			Unit
				MIN	TYP	MAX	
F1	Supply voltage for programming	V_{DDEW}		1.8	--	3.6	V
F2	Guaranteed number of rewriting *15	NUM_{w1}	Program area	1000	--	--	time
		NUM_{w2}	Data area	100000	--	--	
F3	Data hold time	T_{HOLD}		10	--	--	year

*15 The number of rewriting is counted by a byte unit.

1.6 Package Dimension

■ Package code: TQFP080-P-1212 Unit: mm




Figure:1.6.1 80-pin TQFP Package Dimension

■ Package code: TQFP064-P-1010Unit: mm




Figure:1.6.2 64-pin TQFP Package Dimension

- Package code: TQFP048-P-0707 Unit: mm




Figure:1.6.3 48-pin TQFP Package Dimension

- Package code: HQFN032-A-0505 Unit: mm




Figure:1.6.4 32-pin HQFN Package Dimension



This package dimension is subject to change. Before using this product, obtain product specifications from our sales offices.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation, Nuvoton Technology Corporation Japan or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information de-scribed in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.
Please consult with our sales staff in advance for information on the following applications, moreover please exchange documents separately on terms of use etc.: Special applications (such as for in-vehicle equipment, airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, medical equipment and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
Unless exchanging documents on terms of use etc. in advance, it is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. We do not guarantee quality for disassembled products or the product re-mounted after removing from the mounting board.
When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) When reselling products described in this book to other companies without our permission and receiving any claim of request from the resale destination, please understand that customers will bear the burden.
- (8) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.