

# High Voltage Smart Cap Divider and Direct Charge Charger

### **General Description**

The RT9758 is a high efficiency and high charge current charger for high voltage application. The efficiency is up to 98.1% when Vout = 10V, Iout = 2A, switching frequency = 500 kHz, dual phase with VBUS input in cap divider mode. The RT9758 maximum charge current is up to 5A. The device integrates cap divider topology (DIV2 mode), direct charge topology (Bypass mode), an input reverse blocking NFET, a dual-phase charge pump core, the  $\overline{\text{EN}}$  pin control and 9-way protection. In present mode ( $\overline{\text{EN}}$  = H), the host can still order the command by I²C serial interface.

## **Applications**

- Smart Phones
- Tablet
- PC

## **Ordering Information**

RT9758 🗖

-Package Type

WSC: WL-CSP-36B 2.74x2.84 (BSC)

#### Note:

DS9758-03

#### Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

#### **Features**

- Integrated Bidirectional Bypass Mode and Cap Divider Mode (DIV2 Mode)
- Input Reverse Blocking NFET between WRX\_IN Pin and VBUS Pin
  - ▶ Block the Reverse Current
- Dual-Phase Charge Pump Core
  - ▶ 5A Output Current Capability
  - ► Efficiency Up to 98.1% when Vout = 10V, lout = 2A, Switching Frequency = 500kHz and Dual Phase with VBUS Input in DIV2 Mode
  - ► 300kHz to 1.5MHz Variable Switching Frequency Stay Out of Audio Band
  - Spread Spectrum Technology for EMI Reduction
  - Adjustable Single-Phase or Dual-Phase for DIV2 Mode
  - ▶ Programmable Pre-Charge Current and Pre-Charge Timing for Charge Soft-Start
  - ► Support Converter Soft-Start with 200mA Loading
- Support Synchronize Function for Parallel Application
- Operation Mode Transfer Automatically between Bypass Mode and DIV2 Mode (AT\_Function)
- I<sup>2</sup>C is Available when Device in Present Mode
- 3-Error Charge Pump Switch Protection
  - ▶ VBUS Voltage Too Low Error Protection before Switch (VBUS LOW ERR)
  - ► CFLY Short Error Protection Before Switch (CFLY DIAG)
  - ► Converter Over-Current Protection (CON\_OCP)
- 6-Way System Protection
  - ► VBUS Over-Voltage Protection (VBUS OVP)
  - ► IBUS Over-Current Protection (IBUS\_OCP)
  - ► VOUT Over-Voltage Protection (VOUT OVP)
  - ► WRX Reverse Over-Current Protection (WRX\_IRE\_OCP)
  - ▶ VOUT Short Error Protection Before Charge (VOUT ERR)
  - ► Junction Over-Temperature Protection (TDIE\_OTP)

May 2023



# **Marking Information**

2C YM DNN 2C: Product Code YMDNN: Date Code

## **Pin Configuration**

(TOP VIEW)

(A1)	(A2)	(A3)	(A4) VOUT	(A5)	(A6)
SCL	VBUS	CFH2	VOUT	CFL2	PGND
(B1)	(B2)	(B3)	(B4)	(B5)	(B6)
SDA	VBUS	CFH2	VOUT	CFL2	PGND
(C1)	(C2)	(C3)	(C4)	(C5)	(C6)
WRX_IN	VBUS	BST2	VOUT	ADDR	AGND
(D1)	(D2)	(D3)	(D4)	(D5)	(D6)
WRX_IN	VBUS	BST1	VOUT	EN	INT
(E1)	(E2)	(E3)	(E4)	(E5)	(E6)
WRX_OK	VBUS	CFH1	VOUT	CFL1	PGND
(F1)	(F2)	(F3)	(F4)	(F5)	(F6)
SYNC	VBUS	CFH1	VOUT	CFL1	PGND

WL-CSP-36B 2.74x2.84 (BSC)

# **Functional Pin Description**

Pin No.	Pin Name	I/O	Pin Function
A1	SCL	DI	I <sup>2</sup> C serial clock line. Connect to 1.8V/3.3V pull-up voltage via 10kohm pull-up resistor.
A2, B2, C2, D2, E2, F2	VBUS	Р	These pins are the input power supply and must be connected together on the PCB. Two $4.7\mu F$ capacitors must be connected to VBUS and GND.
A3, B3	CFH2	Р	Flying capacitor positive node. Two $22\mu F$ capacitors must be connected to CFL2 and CFH2 and placed as close as possible to the device. These pins must be connected together on the PCB.
A4, B4, C4, D4, E4, F4	VOUT	Р	Power supply. Connect to positive terminal of the battery pack or the input of the next stage charger IC. Must be connected together on the PCB. One $22\mu F$ capacitors must be connected to VOUT and GND.
A5, B5	CFL2	Р	Flying capacitor negative node. Two $22\mu F$ capacitors must be connected to CFL2 and CFH2 and placed as close as possible to the device. These pins must be connected together on the PCB.
A6, B6, E6, F6	PGND	Р	Power ground pin.
B1	SDA	DIO	I <sup>2</sup> C serial data line. Connect to 1.8V/3.3V pull-up voltage via 10kohm pull-up resistor.
C1, D1	WRX_IN	Р	Connect to wireless power receiver output. One 2.2µF capacitor must be connected to WRX_IN and GND.
C3	BST2	Р	Charge pump for gate drive. Connect a 22nF capacitor between BST2 and CFH2.
C5	ADDR	DI	Provide different voltage level at ADDR and GND to assign address of the device.
C6	AGND	Р	Analog ground pin.



Pin No.	Pin Name	I/O	Pin Function
D3	BST1	Р	Charge pump for gate drive. Connect a 22nF capacitor between BST1 and CFH1.
D5	ĒN	DI	Device enable control pin. Pull high to disable device. I <sup>2</sup> C is still available when EN pin is pull high.
D6			Open drain interrupt output. Connect to pull-up voltage via $10k\Omega$ pull-up resistor. Normally high, when event happen, $\overline{\text{INT}}$ pin sends a 256 $\mu$ s low pulse to system.
E1	WRX_OK	Р	Push-pull structure. When WRX_IN over then WRX_INSERT level, this pin will pull high to inform system.
E3, F3	CFH1	Р	Flying capacitor positive node. Two $22\mu F$ capacitors must be connected to CFL1 and CFH1 and placed as close as possible to the device. These pins must be connected together on the PCB.
E5, F5	CFL1	Р	Flying capacitor negative node. Two $22\mu F$ capacitors must be connected to CFL1 and CFH1 and placed as close as possible to the device. These pins must be connected together on the PCB.
F1	SYNC	AIO	Push-pull structure. Master device's sync pin connect to slave device's sync pin. Let pin floating in standalone mode.



# **Typical Application Circuit**





Table 1. BOM List

Name	Part Number	Description	Package	Manufacturer
CVBUS1, CVBUS2	GRM188R6YA475KE15	CAP, CERM, 4.7μF, 35V, ±10%, X5R	0603	MuRata
CWRX_IN	GRM155R6YA225ME11	CAP, CERM, 2.2μF, 35V, ±20%, X5R	0402	MuRata
CFLY1, CFLY2, CFLY3, CFLY4,	GRM21BR61E226ME44	CAP, CERM, 22μF, 25V, ±20%, X5R	0805	MuRata
Соит	GRM21BR61E226ME44	CAP, CERM, 22μF, 25V, ±20%, X5R	0805	MuRata
CB1, CB2	GRM033R61C223KE84	CAP, CERM, 22nF, 16V, ±10%, X5R	0201	MuRata
R1, R2, R3	CRCW040210K0JNED	RES, 10k, 5%, 0.063W	0402	Vishay-Dale



# **Functional Block Diagram**



May 2023

DS9758-03



Absolute Maximum Ratings (Note 1)	
Supply Pin Voltage, WRX_IN	1.4V to 28V
Supply Pin Voltage, VBUS	1.4V to 28V
Supply Pin Voltage, VOUT	1.4V to 16.5V
Terminal Pin Voltage, BST1, BST2	0.3V to 34V
Terminal Pin Voltage, CFH1, CFH2	0.3V to 24V
Terminal Pin Voltage, CFL1, CFL2	0.3V to 16.5V
Differential Pin Voltage, VBUS to WRX_IN	0.3V to 28V
Differential Pin Voltage, BST to CFH	1V to 24V
Terminal Pin Voltage, SDA, SCL, INT, EN	0.3V to 6V
Terminal Pin Voltage, ADDR, SYNC, WRX_OK	0.3V to 6V
Terminal Pin Current, INT	0mA to 6mA
<ul> <li>Power Dissipation, PD @ TA = 25°C</li> </ul>	
WL-CSP-36B 2.74x2.84 (BSC)	2.88W
Package Thermal Resistance (Note 2)	
WL-CSP-36B 2.74x2.84 (BSC), $\theta$ JA	34.7°C/W
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	40°C to 150°C
Storage Temperature Range	65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Model), per ANSI/ESDA/JEDEC JS-001	±2kV
Recommended Operating Conditions (Note 4)	
Supply Input Voltage Range, WRX_IN, VBUS (Bypass Mode)	4V to 13V
Supply Input Voltage Range, WRX_IN, VBUS (DIV2 Mode)	7.4V to 21V
Output Voltage Range, VOUT (Reverse Bypass Mode)	4V to 13V
Output Voltage Range, VOUT (Reverse DIV2 Mode)	3.7V to 10.5V
Positive flying capacitor Voltage Range, CFH1, CFH2	- 0V to 21V
Negative flying capacitor Voltage Range, CFL1, CFL2	- 0V to 10.5V
Analog Voltage Range, ADDR, SYNC, WRX_OK	- 0V to 5V
• I/O Control Voltage Range, SDA, SCL, INT, EN	- 0V to 5V
Charger Current Range, IOUT (DIV2 Mode)	- 0A to 6A
Charger Current Range, IOUT (BYPASS Mode)	- 0A to 5A
Ambient Temperature Range	- −40°C to 85°C
Junction Temperature Range	40°C to 150°C



## **Electrical Characteristics**

(T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Select and Source						
		EN = 1.8V, VBUS = 5.5V, VOUT = 0V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, TA = 25°C		15	22	
	IBUS_IQ_PRESENT	EN = 1.8V, VBUS = 5.5V, VOUT = 0V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, TA = -40°C to 85°C	-		35	μА
		EN = 0V, VBUS = 5.5V, VOUT = 0V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, CHG_EN = 0, TA = 25°C	1		300	
	BUS_IQ_STANDBY	EN = 0V, VBUS = 5.5V, VOUT = 0V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, CHG_EN = 0, TA = -40°C to 85°C	I		350	- μΑ
VBUS Quiescent Current	IBUS_IQ_DIV2	EN = 0V, VBUS = 20V, VOUT = 0V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, CHG_EN = 1, in DIV2 Mode, TA = 25°C	1		12	
		EN = 0V, VBUS = 20V, VOUT = 0V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, CHG_EN = 1, in DIV2 Mode, TA = -40°C to 85°C			13.2	mA
	IBUS_IQ_BYPASS	EN = 0V, VBUS = 5.5V, VOUT = 0V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, CHG_EN = 1, in Bypass Mode, TA = 25°C		1.65		
		EN = 0V, VBUS = 5.5V, VOUT = 0V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, CHG_EN = 1, in Bypass Mode, TA = -40°C to 85°C			2	mA



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
raiametei	IMDA IN 10 DECENT	EN = 1.8V, WRX_IN = 5.5V, VOUT = 0V, Q0 turn on, all of pull down resistor disable, WDT disable, T <sub>A</sub> = 25°C		15	22	^
	lwrx_in_iq_present	EN = 1.8V, WRX_IN = 5.5V, VOUT = 0V, Q0 turn on, all of pull down resistor disable, WDT disable, TA = -40°C to 85°C			35	μΑ
		EN = 0V, WRX_IN = 5.5V, VOUT = 0V, Q0 turn on, all of pull down resistor disable, WDT disable, CHG_EN = 0, TA = 25°C			450	
	IWRX_IN_IQ_STANDBY	EN = 0V, WRX_IN = 5.5V, VOUT = 0V, Q0 turn on, all of pull down resistor disable, WDT disable, CHG_EN = 0, TA = -40°C to 85°C			550	μΑ
WRX_IN Quiescent Current	IMDA IN 10 DIVO	EN = 0V, WRX_IN = 20V, VOUT = 0V, Q0 turn on, all of pull down resistor disable, WDT disable, CHG_EN = 1, in DIV2 Mode, TA = 25°C	-		12	m^
	lwrx_in_iq_div2	EN = 0V, WRX_IN = 20V, VOUT = 0V, Q0 turn on, all of pull down resistor disable, WDT disable, CHG_EN = 1, in DIV2 Mode, TA = -40°C to 85°C			13.2	- mA
	IMPA IN 10 DADGE	EN = 0V, WRX_IN = 5.5V, VOUT = 0V, Q0 turn on, all of pull down resistor disable, WDT disable, CHG_EN = 1, in Bypass Mode, TA = 25°C		1.65		- mA
	IWRX_IN_IQ_BYPASS	EN = 0V, WRX_IN = 5.5V, VOUT = 0V, Q0 turn on, all of pull down resistor disable, WDT disable, CHG_EN = 1, in Bypass Mode, TA = -40°C to 85°C			2	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
	lout_iq_present	EN = 1.8V, VOUT = 7.4V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, TA = 25°C	1	15	22	
VOUT Quiescent Current	IOUI_IQ_PRESENT	EN = 1.8V, VOUT = 7.4V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, TA = -40°C to 85°C	I		35 300 350 3.2 250 3.7 235 35 49 35 35	μΑ
VOOT Quiescent Current	LOUT 10 OTANDDY	EN = 0V, VOUT = 7.4V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, CHG_EN = 0, TA = 25°C	1	-	300	
	lout_iq_standby	EN = 0V, VOUT = 7.4V, WRX_IN = 0V, Q0 turn off, all of pull down resistor disable, WDT disable, CHG_EN = 0, TA = -40°C to 85°	1	-1	350	μΑ
VDDA UVLO Threshold	VDDA_UVLO_TH	$V_{DDA}$ rising, $\overline{EN} = 0V$	-	2.6		V
VDDA UVLO Hysteresis	VDDA_UVLO_HY	$V_{DDA}$ falling, $\overline{EN} = 0V$	I	0.6		V
WRX_IN Insert Threshold	VWRX_IN_INSERT_TH	WRX_IN rising	3	3.1	3.2	V
WRX_IN Insert Threshold Deglitch Time	twrx_in_insert_deg			3		μS
WRX_IN Insert Hysteresis	VWRX_IN_INSERT_HY	WRX_IN falling	50	150	250	mV
VBUS Insert Threshold	VBUS_INSERT_TH	V <sub>BUS</sub> rising	3	3.1	3.2	V
VBUS Insert Threshold Deglitch Time	tvbus_insert_deg			3		μS
VBUS Insert Hysteresis	VBUS_INSERT_HY	VBUS falling	50	150	250	mV
VOUT Insert Threshold	VOUT_INSERT_TH	Vout rising	3.3	3.5	3.7	V
VOUT Insert Threshold Deglitch Time	tVOUT_INSERT_DEG			3		μS
VOUT Insert Hysteresis	VOUT_INSERT_HY	Vout falling	180	200	235	mV
Cap Divider and Bypass I	Mode On-Resistance					
Q0 RON	RQ0	WRX_IN = 3.1V to 21V, Charge enable		25	35	mΩ
Q11, Q21 RON	RQ11, RQ21	VOUT = 3.5V to 10.5V, in DIV2 mode		35	49	mΩ
Q12, Q22 RON	RQ12, RQ22	VOUT = 3.5V to 10.5V, in DIV2 mode		25	35	mΩ
Q13, Q23 RON	RQ13, RQ23	VOUT = 3.5V to 10.5V, in DIV2 mode	1	25	35	mΩ
Q14, Q24 RON	RQ14, RQ24	VOUT = 3.5V to 10.5V, in DIV2 mode	-1	25	35	mΩ
Bypass RON	(RQ11 + RQ12), (RQ21 + RQ22)	VOUT = 3.5V to 14V, in Bypass mode		30	40	mΩ



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
PWM Frequency						
		Select by register 0x0F[5:3] = 111	1350	1500	1650	
		Select by register 0x0F[5:3] = 110	900	1000	1100	
		Select by register 0x0F[5:3] = 011	765	900	1035	
Charge Switch Frequency	fsw	Select by register 0x0F[5:3] = 101	675	750	825	kHz
Charge Switch Frequency	13W	Select by register 0x0F[5:3] = 010	510	600	690	KI IZ
		Select by register 0x0F[5:3] = 100, default	450	500	550	
		Select by register 0x0F[5:3] = 001	382.5	450	517.5	
		Select by register 0x0F[5:3] = 000	255	300	345	
Protection						
VOUT OVP Range	VOUT_OVP_RAN	Rising	7		14	V
VOUT OVP Step Size	VOUT_OVP_SIZE			1		V
VOUT OVP Accuracy	VOUT_OVP_ACC		-1.5		1.5	%
VOUT OVP Deglitch Time	tVOUT_OVP_DEG		-	4		μS
WRX_IRE OCP Range	IWRX_IRE_OCP_RAN	Rising	1		6	Α
WRX_IRE OCP Step Size	IWRX_IRE_OCP_SIZE			500		mA
WDV IDE OCD Assurage	hway ins oon too	IWRX_IRE_OCP = 1A to 4A	-5		690 550 517.5 345 14  1.5  6 10  22  2  6	%
WRX_IRE OCP Accuracy	IWRX_IRE_OCP_ACC	IWRX_IRE_OCP = 4.5A to 6A	-10		10	%
WRX_IRE OCP Deglitch Time	twrx_ire_ocp_deg		-1	50		μS
VBUS OVP Range	VBUS_OVP_RAN	Rising	7.25		22	V
VBUS OVP Step Size	VBUS_OVP_SIZE		1	250		mV
VBUS OVP Accuracy	VBUS_OVP_ACC	VBUS_OVP = 9V to 22V	-2		2	%
VBUS OVP Hysteresis	VBUS_OVP_HYS		-	400		mV
VBUS OVP Reaction Time	tvbus_ovp_re	During between VBUS over VBUS_OVP threshold and device start to turn off charger, VBUS_OVP set 1.1 times the level of VBUS	1	75		ns
IBUS OCP Range	IBUS_OCP_RAN	Rising	2		6	Α
IBUS OCP Step Size	IBUS_OCP_SIZE		1	500		mA
		In bypass mode	-10		10	
IBUS OCP Accuracy	IBUS_OCP_ACC	In DIV2 mode, fsw = 500kHz, IBUS_OCP = 2A to 3A	-15		15	%
IBUS OCP Deglitch	tibus_ocp_deg				100	μS



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VOUT_ERR Detect Level	tVOUT_ERR	VBUS = 5V, in Bypass or DIV2 mode	0.8	1	1.2	>
VOUT_ERR Off Time	tvout_err_off_time	Only active in Bypass mode, select by register 0x11[1] = 0, default	36	40	44	ms
		Only active in Bypass mode, select by register 0x11[1] = 1	72	80	88	
CFLY_DIAG Detect Level	VCFLY_DIAG	Detect CFL pin voltage when CFLY pre-charge is finished in DIV2 mode or reverse DIV2 mode.	0.8	1	1.2	V
Thermal Shutdown Threshold	TDIE_OTP_TH			140		°C
Thermal Shutdown Hysteresis	TDIE_OTP_HYS			20		°C
Thermal Shutdown Deglitch Time	ttdie_deg	Rising/Falling		10		ms
VBUS_LOW_ERR		VBUS_LOW_ERR = VBUS/VOUT, falling threshold for device can start reverse DIV2 mode but can't start DIV2 mode.	1.95	1.975	2	V/V
Accuracy	Vbus_low_err_acc	VBUS_LOW_ERR = VBUS/VOUT, falling threshold for device can start reverse bypass mode but can't start bypass mode	0.98	0.99		V/V
VBUS_LOW_ERR	VBUS_LOW_ERR_HYS	VBUS_LOW_ERR rising hysteresis for device can start DIV2 mode but can't start reverse DIV2 mode.			0.025	V/V
Hysteresis		VBUS_LOW_ERR rising hysteresis for device can start bypass mode but can't start reverse bypass mode.			0.018	V/V
VBUS LOW ERR Deglitch	tvbus_low_err_deg				15	μS
Converter OCP Threshold	ICON_OCP_TH	fsw = 500kHz, VBUS = 10V	10.8	12	13.2	Α
Function Threshold and	Accuracy					
VOUT Pre-Charge Current Range	IOUT_PRE_CHG_RAN	Default = 500mA per phase	330		660	mA
VOUT Pre-Charge Current Accuracy	IOUT_PRE_CHG_ACC	VBUS = 9.5V, in DIV2 single phase mode, PRECHARGE_CURRENT = 500mA	-20		20	%
		Select by register 0x11[3:2] = 00	1	0.5		
		Select by register 0x11[3:2] = 01		1		
VOUT Pre-Charge Timing	tVOUT_PRE_CHG	Select by register 0x11[3:2] = 10, default		2		ms
		Select by register 0x11[3:2] = 11	1	4		

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
CFLY Pre-Charge Current Range	ICFLY_PRE_CHG_RAN	Default = 500mA per phase	330		660	mA
CFLY Pre-Charge Current Accuracy	ICFLY_PRE_CHG_ACC	VBUS = 9.5V, in DIV2 single phase mode, PRECHARGE_CURRENT = 500mA	-20		20	%
		Select by register 0x11[7:6] = 00		0.5		
		Select by register 0x11[7:6] = 01		1		
CFLY Pre-Charge Timing	tCFLY_PRE_CHG	Select by register 0x11[7:6] = 10, default		2		ms
		Select by register 0x11[7:6] = 11		4		
AT Function Threshold Range	VAT_FUNCTION_RAN		9		12	V
AT Function Threshold Step Size	VAT_FUNCTION_SIZE			0.5		V
AT Function Threshold Accuracy	VAT_FUNCTION_ACC	Rising	-150		200	mV
AT Function Hysteresis	VAT_FUNCTION_HYS	Falling		400		mV
AT Function Deglitch	tat_function_deg		8	10	12	ms
Synchronize Function						
SYNC Output High Level	Voh_sync	VBUS = 5V to 21V, synchronize function enable, master mode		4.2		V
SYNC Output Low Level	Vol_sync	VBUS = 5V to 21V, synchronize function enable, master mode	-0.3		0.3	V
SYNC Duty Cycle	D <sub>MAX</sub> _SYNC	DIV2 mode, synchronize function enable, master mode			50	%
SYNC Frequency	fsw_sync	fsw = 500kHz, synchronize frequency is twice as switching frequency	900	1000	1100	kHz
SYNC Output Current Limit	ILIM_SYNC	SYNC pin short, WRX_IN = 10V			42	mA
Pull Down Resistor						
VBUS Pull Down	Rvbus_pd	VBUS = 5V to 12V		0.75		kΩ
WRX_IN Pull Down	RWRX_IN_PD	WRX_IN = 5V to 12V		1		kΩ
VOUT Pull Down	RVOUT_PD	VOUT = 5V to 12V		0.75		kΩ



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Watchdog Time Out						
		No $I^2C$ communication for 3.75s, set by Register $0x0E[6:4] = 000$	3	3.75	4.5	
Watchdog Time Out  Watchdog Time Out  Control Input Pin (EN) Input High Threshold Voltage Input Low Threshold Voltage Input Floating Threshold Voltage Logic Output Pin (INT) INT Pin Pull Low Time		No $I^2C$ communication for 7.5s, set by Register $0x0E[6:4] = 001$	6	7.5	9	
		No I <sup>2</sup> C communication for 11.25s, set by Register 0x0E[6:4] = 010	9	11.25	13.5	
Watahdaa Tima Out	WDT	No $I^2C$ communication for 15s, set by Register 0x0E[6:4] = 011	12	15	18	
watendog Time Out	VVD1	No I <sup>2</sup> C communication for 30s, set by Register 0x0E[6:4] = 100, default	24	30	4.5 9 5 13.5	sec
		No $I^2C$ communication for 60s, set by Register $0x0E[6:4] = 101$	48	60		
		No $I^2C$ communication for 90s, set by Register $0x0E[6:4] = 110$	72	90	108	
		No $I^2C$ communication for 120s, set by Register 0x0E[6:4] = 111	96	120	144	
Control Input Pin (EN)						
	VIH_EN		1.3			V
•	VIL_EN				0.4	V
	VIH_EN_FLOATING	EN pin is floating		1.7		V
Logic Output Pin (INT)						
INT Pin Pull Low Time	tint_pull_low			256		μS
Logic Output Pin (WRX_C	OK)					
	VOH_WRX_OK	WRX_IN > 5V, Q0 turn on	4.8	5	5.2	V
-	Vol_wrx_ok	WRX_IN < WRX_INSERT	-0.3		0.3	V
_	ILIM_WRX_OK	WRX_OK pin short			42	mA
Address Detection						
	VIL_ADDRESS				0.4	V
	VIM_ADDRESS	ADDR pin is floating		0.9		V
. 0	VIH_ADDRESS		1.3			V
Input Leakage Current	ILKG_ADDRESS	ADDR pin = 0V or 1.8V			5	μΑ

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Timing						
Device Wake Up Time	twake_up	Duration time between V <sub>DDA</sub> > V <sub>DDA_UVLO</sub> and device can start I <sup>2</sup> C communication	1	500		μS
Device into Standby Mode Time	tSTANDBY_DELAY	Duration time from Present mode to Standby mode		300		μS
Soft-Start Time for Bypass Mode	tss_bypass	Timing about VOUT pre-charge to VBUS and Bypass RON fully turn on when Bypass mode is enabled with no load, Pre-charge current = 500mA,  VOUT_ERR_ON_TIME = 2msec, COUT = 22µF x 1, VBUS = 5V	ł		3	ms
Soft-Start Time for DIV2 Mode	tss_div2	Timing about CFLY and VOUT pre-charge to (VBUS/2) and start switching when DIV2 mode is enabled with no load, Pre-charge current = $500\text{mA}$ , CFLY_DIAG_TIME = $2\text{msec}$ , VOUT_ERR_ON_TIME = $2\text{msec}$ , CFLY = $22\mu\text{F}$ x 2 each phase, COUT = $22\mu\text{F}$ x 1, VBUS = $10\text{V}$			5	ms
Soft-Start Time for Reverse Bypass Mode	tss_reverse_bypass	Timing about Bypass RON fully turn on when Reverse Bypass mode is enabled with no load, Pre-charge current = 500mA, VOUT_ERR_ON_TIME = 2msec, VOUT = 5V	1		3	ms
Soft-Start Time for Reverse DIV2 Mode	tss_reverse_div2	Timing about CFLY from 0V to 5V and start switching when reverse DIV2 mode is enabled with no load, Pre-charge current = 500mA, CFLY_DIAG_TIME = 2msec, CFLY = 22µF x 2 each phase, VOUT = 5V	1		4	ms
Turn on Q0 Delay Time	tQ0_DELAY	0x0D[1:0] = 10, Duration time between WRX_IN > WRX_INSERT and Q0 start to turn on	-1	2		ms
OVP Recovery Time	tove becovery	Only active in Bypass mode with register 0x0E[7] = 1, Select by register 0x0F[7] = 0	17	21	25	ms
OVI ROCOVERY TIME	tovp_recovery	Only active in Bypass mode with register 0x0E[7] = 1, Select by register 0x0F[7] = 1	80	100	120	1113
WRX_OK Pull Up Time	twrx_ok_pull_up	VBUS > 5V, in standby mode, WRX_OK pin is floating, Duration time between WRX_IN > WRX_INSERT and WRX_OK pull to high level	-	16		μ\$



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit			
Watchdog Reset Wait Time	twdt_wait			32		ms			
I <sup>2</sup> C Characteristics		,	<u>u</u>	•	•				
SCL, SDA High-Level Input Threshold Voltage	VIH_I2C		1.5			V			
SCL, SDA Low-Level Input Threshold Voltage	VIL_I2C				0.4	V			
		Standard-mode			100				
		Fast-mode			400	kHz			
SCL Clock Frequency	fclk	Fast-mode plus			1000				
		High-speed mode Cb = 400pF			1.7	MHz			
		High-speed mode Cb = 100pF			3.4	IVITZ			
		Standard-mode	4.7						
Bus Free Time between Stop and Start Condition	tBUF	Fast-mode	1.3			μS			
Stop and Start Condition		Fast-mode plus	0.5						
(Repeated) Start Hold Time		Standard-mode	4						
		Fast-mode	0.6						
	thd;sta	Fast-mode plus	0.26			μS			
		High-speed mode Cb = 400pF	160						
		High-speed mode Cb = 100pF	160						
		Standard-mode	4.7						
	tsu;sta	Fast-mode			μS				
(Repeated) Start Setup Time		Fast-mode Plus	0.26						
Time		High-speed mode Cb = 400 pF	160						
		High-speed mode Cb = 100 pF 160				ns			
		Standard-mode	4						
		Fast-mode	0.6			μS			
STOP Condition Setup Time	tsu;sto	Fast-mode plus	0.26						
Time		High-speed mode Cb = 400pF	160						
		High-speed mode Cb = 100pF	160			ns			
		Standard-mode	0.1						
		Fast-mode	0.1						
SDA Data Hold Time	thd;dat	Fast-mode plus	0.1			ns			
		High-speed mode Cb = 400pF	0.1		150				
		High-speed mode Cb = 100pF 0.1				1			
		Standard-mode			3.45				
SDA Valid Acknowledge Time	tvd;ack	Fast-mode			0.9	μS			
THILE		Fast-mode plus			0.45	-			

Copyright © 2023 Richtek Technology Corporation. All rights reserved.





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		Standard-mode	250			
		Fast-mode	100			
SDA Setup Time	tsu;dat	Fast-mode plus	50			ns
		High-speed mode Cb = 400pF	10			
		High-speed mode Cb = 100pF	10			
	tLOW	Standard-mode	4.7			
		Fast-mode	1.3			μS
SCL Clock Low Time		Fast-mode plus	0.5			
		High-speed mode Cb = 400pF	320			
		High-speed mode Cb = 100pF	160			ns
		Standard-mode	4			
		Fast-mode	0.6			μS
SCL Clock High Time	thigh	Fast-mode plus	0.26			
		High-speed mode Cb = 400pF	120			
		High-speed mode Cb = 100pF	60			ns


- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.
- Note 5. Specification is guaranteed by design and/or correlation with statistical process control.



## **Typical Operating Characteristics**







May 2023

DS9758-03



# **Register Map**

### **Register Map Summary**

Function Name	STAT	FLAG	MASK	Threshold	Enable	Deglitch
VOUT_OVP	0x09[6]	0x02[6]	0x06[6]	0x0A[2:0]	0x12[7]	
VBUS_OVP	0x09[7]	0x02[7]	0x06[7]	0x0B[5:0]	0x12[6]	
IBUS_OCP	0x09[3]	0x03[7]	0x07[7]	0x0C[7:4]	0x12[4]	
WRX_IRE_OCP	0x09[2]	0x03[6]	0x07[6]	0x0C[3:0]	0x12[3]	
CON_OCP		0x01[7]	0x05[7]			
TDIE_OTP	0x09[1]	0x02[1]	0x06[1]		0x12[5]	
TDIE_OTP_EXIT		0x02[2]	0x06[2]			
VBUS_LOW_ERR	0x08[3]	0x01[4]	0x05[4]			
CFLY_DIAG		0x01[6]	0x05[6]			
VOUT_ERR		0x01[3]	0x05[3]			
WRX_INSERT	0x08[2]	0x01[2]	0x05[2]			
VBUS_INSERT	[0]80x0	0x01[0]	0x05[0]			
VOUT_INSERT	0x08[4]	0x01[5]	0x05[5]			
WDT	0x09[0]	0x02[0]	0x06[0]	0x0E[6:4]	0x0E[3]	
SWITCHING_ENABLED	0x08[1]	0x01[1]	0x05[1]			
IN_VALID_RECOVERY_DEGLITCH			1			0x0F[7]
CFLY_DIAG_TIME						0x11[7:6]
VOUT_ERR_ON_TIME			-			0x11[3:2]
VOUT_ERR_OFF_TIME			1			0x11[1]
AT_FUNCTION			1	0x10[2:0]	0x10[3]	
SINGLE_PHASE_MODE_EN			1	0x0D[5:4]		
FSW			-	0x0F[5:3]		
OPERATION_MODE_SELECTION				0x0F[0]		
PHASE_A_ANGLE				0x10[7:6]		
PHASE_B_ANGLE				0x10[5:4]		
PRECHARGE_CURRENT				0x11[5:4]		
REG_RST				0x12[2]		
BEHAVIOR_AFTER_WDT					0x11[0]	
SPREAD_SPECTRUM					0x0F[6]	
CHG_EN					0x0F[2]	
REVERE_MODE_EN					0x0F[1]	
AUTO_RECOVERY_EN					0x0E[7]	
OVERRIDE_WRX_OK_PIN_LOW					0x0E[2]	
WRX_OK_EN					0x0E[1]	
WRX_OK_PSM					0x0E[0]	



Function Name	STAT	FLAG	MASK	Threshold	Enable	Deglitch
VBUS_PD_EN					0x0D[7]	
WRX_PD_EN					0x0D[6]	
VOUT_PD_EN					0x13[1]	
SYNC_SLAVE_EN					0x0D[3]	
SYNC_FUNCTION_EN					0x0D[2]	
Q0_CONTROL					0x0D[1:0]	
IC_STAT	0x04[2:0]					



#### **Register Description**

R: Read only

RC: Read and clear RW: Read and write

RWSC: Read and write, also automatically set/clear by particular condition

Register Address: 0x00, Register Name: DEVICE\_INFO

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:4	DEVICE REVISION	XXXX	N	N	R	Device Revision
3:0	Device ID	0011	N	N	R	Device ID 0011 = RT9758

Register Address: 0x01, Register Name: FLAG\_1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	CON_OCP_ FLAG	0	N	N	RC	Set 1 and send an INT when converter current over than CON_OCP threshold. Clear upon read.  0: Normal 1: CON_OCP has occurred.
6	CFLY_DIAG_ FLAG	0	N	N	RC	Set 1 and send an INT when CFLY short during converter soft-start in DIV2 or reverse DIV2 mode. Clear upon read.  0 : Normal 1 : CFLY_DIAG has occurred.
5	VOUT_ INSERT_FLAG	0	N	N	RC	Set 1 and send an INT when VOUT voltage over than VOUT_INSERT threshold. Clear upon read.  0 : Normal 1 : VOUT_INSERT has occurred.
4	VBUS_LOW_ ERR_FLAG	0	N	N	RC	Set 1 and send an INT when VBUS voltage lower than VBUS_LOW_ERR threshold. Clear upon read. 0 : Normal 1 : VBUS_LOW_ERR has occurred.
3	VOUT_ERR_ FLAG	0	N	N	RC	Set 1 and send an INT when VOUT short during converter soft-start in DIV2 mode or bypass mode. Clear upon read.  0 : Normal  1 : VOUT_ERR has occurred
2	WRX_ INSERT_FALG	0	N	N	RC	Set 1 and send an INT when WRX_IN voltage over than WRX_INSERT threshold. Clear upon read.  0 : Normal  1 : WRX_INSERT has occurred.



Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
1	SWITCHING_ ENABLED_ FLAG	0	N	N	RC	Set 1 and send an INT when the converter start working. Clear upon read.  0 : Normal  1 : Converter start switching.
0	VBUS_ INSERT_FLAG	0	N	Y	RC	Set 1 and send an INT when VBUS voltage over than VBUS_INSERT threshold. Clear upon read.  0: Normal  1: VBUS_INSERT has occurred.

Register Address: 0x02, Register Name: FLAG\_2

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBUS_OVP_ FLAG	0	N	N	RC	Set 1 and send an INT when VBUS voltage over than VBUS_OVP threshold. Clear upon read.  0: Normal 1: VBUS_OVP has occurred.
6	VOUT_OVP_ FLAG	0	N	N	RC	Set 1 and send an INT when VOUT voltage over than VOUT_OVP threshold. Clear upon read.  0: Normal 1: VOUT_OVP has occurred.
5:3	Reserved	000	NA	NA	NA	Reserved
2	TDIE_OTP_ EXIT_FLAG	0	N	N	RC	Set 1 and send an INT when die temperature lower than TDIE_OTP release threshold after TDIE_OTP is triggered. Clear upon read.  0: Normal  1: TDIE_OTP_EXIT has occurred.
1	TDIE_OTP_ FLAG	0	N	N	RC	Set 1 and send an INT when die temperature over than TDIE threshold. Clear upon read.  0: Normal  1: TDIE_OTP has occurred.
0	WDT_FLAG	0	N	N	RC	Set 1 and send an INT when watchdog timeout happen. Clear upon read.  0 : Normal  1 : WDT has occurred.



Register Address: 0x03, Register Name: FLAG\_3

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	IBUS_OCP_ FLAG	0	N	N	RC	Set 1 and send an INT when IBUS current over than IBUS_OCP threshold. Clear upon read.  0: Normal  1: IBUS_OCP has occurred.
6	WRX_IRE_ OCP_FLAG	0	N	N	RC	Set 1 and send an INT when current that from VBUS to WRX_IN over than WRX_IRE_OCP threshold. Clear upon read.  0: Normal 1: WRX_IRE_OCP has occurred.
5:0	Reserved	000000	NA	NA	NA	Reserved

Register Address: 0x04, Register Name: IC\_STAT

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:3	Reserved	00000	NA	NA	NA	Reserved
2:0	IC_STAT	000	N	Y	R/W	Indicate converter operation status 000: Present mode (default) 001: Standby mode 010: Forward DIV2 mode 011: Forward bypass mode 100: Reverse DIV2 mode 101: Reverse bypass mode 110: Charge Fault 111: Reserved



Register Address : 0x05, Register Name : MASK\_1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	CON_OCP_ MASK	1	N	Y	RW	CON_OCP mask. 0 : Not mask IRQ of CON_OCP_FLAG 1 : Mask IRQ of CON_OCP_FLAG (default)
6	CFLY_DIAG_ MASK	1	N	Y	RW	CFLY_DIAG mask. 0 : Not mask IRQ of CFLY_DIAG_FLAG 1 : Mask IRQ of CFLY_DIAG_FLAG (default)
5	VOUT_ INSERT_ MASK	1	N	Y	RW	VOUT_INSERT mask. 0 : Not mask IRQ of VOUT_INSERT_FLAG 1 : Mask IRQ of VOUT_INSERT_FLAG (default)
4	VBUS_LOW_ ERR_MASK	1	N	Y	RW	VBUS_LOW_ERR mask. 0 : Not mask IRQ of VBUS_LOW_ERR_FLAG 1 : Mask IRQ of VBUS_LOW_ERR_FLAG (default)
3	VOUT_ERR_ MASK	1	N	Y	RW	VOUT_ERR mask. 0 : Not mask IRQ of VOUT_ERR_FLAG 1 : Mask IRQ of VOUT_ERR_FLAG (default)
2	WRX_INSERT _MASK	1	N	Υ	RW	WRX_INSERT mask. 0 : Not mask IRQ of WRX_INSERT_FLAG 1 : Mask IRQ of WRX_INSERT_FLAG (default)
1	SWITCHING_ ENABLED_ MASK	1	N	Y	RW	SWITCHING_ENABLED mask. 0 : Not mask IRQ of SWITCHING_ENABLED_FLAG 1 : Mask IRQ of SWITCHING_ENABLED_FLAG (default)
0	VBUS_ INSERT_ MASK	1	N	Y	RW	VBUS_INSERT mask. 0 : Not mask IRQ of VBUS_INSERT_FLAG 1 : Mask IRQ of VBUS_INSERT_FLAG (default)



Register Address: 0x06, Register Name: MASK\_2

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBUS_OVP_ MASK	1	N	Y	RW	VBUS_OVP mask. 0 : Not mask IRQ of VBUS_OVP_FLAG 1 : Mask IRQ of VBUS_OVP_FLAG (default)
6	VOUT_OVP_ MASK	1	N	Y	RW	VOUT_OVP mask. 0 : Not mask IRQ of VOUT_OVP_FLAG 1 : Mask IRQ of VOUT_OVP_FLAG (default)
5:3	Reserved	111	NA	NA	NA	Reserved
2	TDIE_OTP_ EXIT_MASK	1	N	Y	RW	TDIE_OTP_EXIT mask. 0 : Not mask IRQ of TDIE_OTP_EXIT_FLAG 1 : Mask IRQ of TDIE_OTP_EXIT_FLAG (default)
1	TDIE_OTP_ MASK	1	N	Y	RW	TDIE_OTP mask. 0 : Not mask IRQ of TDIE_OTP_FLAG 1 : Mask IRQ of TDIE_OTP_FLAG (default)
0	WDT_MASK	1	N	Y	RW	Watchdog timeout mask. 0 : Not mask IRQ of WDT_FLAG 1 : Mask IRQ of WDT_FLAG (default)

Register Address: 0x07, Register Name: MASK\_3

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	IBUS_OCP_ MASK	1	N	Υ	RW	IBUS_OCP mask. 0 : Not mask IRQ of IBUS_OCP_FLAG 1 : Mask IRQ of IBUS_OCP_FLAG (default)
6	WRX_IRE_ OCP_MASK	1	N	Υ	RW	WRX_IRE_OCP mask. 0 : Not mask IRQ of WRX_IRE_OCP_FLAG 1 : Mask IRQ of WRX_IRE_OCP_FLAG (default)
5:0	Reserved	111111	NA	NA	NA	Reserved



Register Address: 0x08, Register Name: STAT\_1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:5	Reserved	000	NA	NA	NA	Reserved
4	VOUT_ INSERT_STAT	0	N	N	R	Set 1 when VOUT voltage above the VOUT_INSERT threshold. Persists until condition is no longer valid.  0 : Normal 1 : VOUT_INSERT is occurring.
3	VBUS_LOW_ ERR_STAT	0	N	N	R	Set 1 when VBUS voltage below the VBUS_LOW_ERR threshold. Persists until condition is no longer valid.  0 : Normal 1 : VBUS_LOW_ERR is occurring.
2	WRX_ INSERT_STAT	0	N	N	R	Set 1 when WRX_IN voltage above the WRX_INSERT threshold. Persists until condition is no longer valid.  0 : Normal 1 : WRX_INSERT is occurring.
1	SWITCHING_ ENABLED_ STAT	0	N	N	R	Set 1 and send an INT when the converter start working. Only one INT is sent when switching starts. Persists until condition is no longer valid.  0: Normal 1: SWITCHING is occurring.
0	VBUS_ INSERT_STAT	0	N	N	R	Set 1 when VBUS voltage above the VBUS_INSERT threshold. Persists until condition is no longer valid.  0 : Normal 1 : VBUS_INSERT is occurring.



Register Address: 0x09, Register Name: STAT\_2

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBUS_OVP_ STAT	0	N	N	R	Set 1 when VBUS voltage above the VBUS_OVP threshold. Persists until condition is no longer valid.  0 : Normal  1 : VBUS_OVP is occurring.
6	VOUT_OVP_ STAT	0	N	N	R	Set 1 when VOUT voltage above the VOUT_OVP threshold. Persists until condition is no longer valid.  0 : Normal  1 : VOUT_OVP is occurring.
5:4	Reserved	00	NA	NA	NA	Reserved
3	IBUS_OCP_ STAT	0	N	N	R	Set 1 when IBUS current above the IBUS_OCP threshold. Persists until condition is no longer valid.  0 : Normal  1 : IBUS_OCP is occurring.
2	WRX_IRE_ OCP_STAT	0	N	N	R	Set 1 when current that from VBUS to WRX_IN above the WRX_IRE_OCP threshold. Persists until condition is no longer valid.  0 : Normal 1 : WRX_IRE_OCP is occurring.
1	TDIE_OTP_ STAT	0	N	N	R	Set 1 when die temperature over than TDIE_OTP threshold. Persists until condition is no longer valid.  0 : Normal 1 : TDIE_OTP is occurring.
0	WDT_STAT	0	N	N	R	0 : WDT is counting. 1 : WDT reset will occur after 32ms.

Register Address : 0x0A, Register Name : CTRL\_1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:3	Reserved	00000	NA	NA	NA	Reserved
2:0	VOUT_OVP	010	Y	Y	RW	VOUT over-voltage protection threshold.  000 : 7V  001 : 8V  010 : 9V (default)  011 : 10V  100 : 11V  101 : 12V  110 : 13V  111 : 14V



Register Address: 0x0B, Register Name: CTRL\_2

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:6	Reserved	00	NA	NA	NA	Reserved
5:0	VBUS_OVP	000111	Y	Y	RW	VBUS over-voltage protection threshold. VBUS_OVP = 7.25V + VBUS_OVP[5:0] x LSB LSB = 250mV Default = 9V, Maximum level is 22V (111011b)

Register Address: 0x0C, Register Name: CTRL\_3

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:4	IBUS_OCP	1000	Y	Y	RW	IBUS over-current protection threshold. This current protection is bidirectional.  0000: Reserved 0001: Reserved 0010: 2A 0011: 2.5A 0100: 3A 0101: 3.5A 0110: 4A 0111: 4.5A 1000: 5A (default) 1001: 5.5A 1010: 6A 1111: 6A 1111: 6A
3:0	WRX_IRE_ OCP	0010	Y	Y	RW	WRX reverse over-current protection threshold. 0000: 1A 0001: 1.5A 0010: 2A (default) 0011: 2.5A 0100: 3A 0101: 3.5A 0110: 4A 0111: 4.5A 1000: 5A 1001: 5.5A 1010: 6A 1111: 6A 1110: 6A 1111: 6A



Register Address: 0x0D, Register Name: CTRL\_4

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBUS_PD_EN	0	N	Y	RW	VBUS pull down resistor enable bit. 0 : Pull down disable (default) 1 : Pull down enable
6	WRX_PD_EN	0	N	Y	RW	WRX_IN pull down resistor enable bit. 0 : Pull down disable (default) 1 : Pull down enable
5:4	SINGLE_ PHASE_ MODE_EN	11	N	Y	RW	Select phase operation mode only in DIV2 or reverse DIV2 mode.  It is strongly prohibited during operation. shall be determined before CHG_EN set 1.  00: Both A, B operating in synchronization 01: only Phase A operating 10: only Phase B operating 11: Both A, B operating in synchronization (default)
3	SYNC_SLAVE _EN	0	N	Y	RW	This bit is only effective in SYNC_FUNCTION_EN bit = 1. 0 : Master (default) 1 : Slave
2	SYNC_ FUNCTION_ EN	0	N	Y	RW	Enable or disable synchronization function.  0 : Disable (default)  1 : Enable
1:0	Q0_CONTROL	10	Y/N	Y	RW	Enable or disable Q0 MOSFET.  If this bit set 10, Q0 turn on function is only valid in following conditions:  WRX_IN voltage over than WRX_INSERT threshold and not exceed VBUS_OVP threshold with EN pin pull low  If this bit set 11, Q0 turn on function is only valid in following conditions:  VBUS voltage over than VBUS_INSERT threshold with EN pin pull low.  If the device operates in bypass mode with BEHAVIOR_AFTER_WDT bit is 1, this bit will not be reset by WDT.  00: Disable (Q0 turn off) 01: Disable (Q0 turn off) 10: Enable (Q0 turn on) (default) 11: Enable (Q0 force turn on)



Register Address: 0x0E, Register Name: CTRL\_5

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	AUTO_ RECOVERY_ EN	1	N	Y	RW	Enable or disable auto recovery after OVP status be released. This bit is only effective in bypass mode.  0: Force standby mode  1: Enable AUTO_RECOVERY when the fault condition has been released. (default)
6:4	WDT	100	N	Y	RW	Watchdog timer setting. 000: 3.75s 001: 7.5s 010: 11.25s 011: 15s 100: 30s (default) 101: 60s 110: 90s 111: 120s
3	WDT_EN	0	N	Y	RW	Watchdog Enable. 0 : Disable (default) 1 : Enable
2	OVERRIDE_ WRX_OK_PIN _LOW	0	N	Y	RW	Enable or disable override function to change status of WRX_OK pin from high to low or from low to high as long as WRX_IN > WRX_INSERT and WRX_OK_EN = 1.  0: Disable (Status of WRX_OK pin changes from low to high once the bit is rest to 0 from 1.) (default)  1: Enable override (The status of WRX_OK pin is changed from high to low manually.)
1	WRX_OK_EN	1	N	Y	RW	Enable or disable WRX_OK pin function. 0 : Disable 1 : Enable (default)
0	WRX_OK_ PSM	0	N	Y	RW	Enable or disable WRX_OK pin function in present mode. 0 : Disable (default) 1 : Enable

DS9758-03 May 2023



Register Address: 0x0F, Register Name: CTRL\_6

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	IN_VALID_ RECOVERY_ DEGLITCH	0	N	Y	RW	This bit only sets the deglitch time of fault recovery from the OVP event in bypass mode.  0:21ms (default) 1:100ms
6	SPREAD_ SPECTRUM	0	N	Y	RW	Adjust switching frequency for EMI reduction. 0 : Normal (default) 1 : Enable spread spectrum
5:3	FSW	100	N	Y	RW	Set switching frequency in DIV2 and reverse DIV2 mode. 000: 300kHz 001: 450kHz 010: 600kHz 011: 900kHz 100: 500kHz (default) 101: 750kHz 110: 1000kHz 111: 1500kHz
2	CHG_EN	1	Y/N	Y	RW	Enable converter (default = 1). If this bit is 0, converter in standby mode.  If the device operates in bypass mode with BEHAVIOR_AFTER_WDT bit is 1, this bit will not be reset by WDT.  0: Disable 1: Enable (default)
1	REVERSE_ MODE_EN	0	N	Y	RW	This bit decides converter direction of power delivery. If this set to 1 and OPERATION_MODE_SELECTION set to 1, converter will operate in reverse DIV2 mode. If this set to 1 and OPERATION_MODE_SELECTION set to 0, converter will operate in reverse bypass mode.  0: Converter operate in forward of power delivery (default) 1: Converter operate in reverse of power delivery
0	OPERATION_ MODE_ SELECTION	0	N	Y	RW	This bit selects converter operation mode. 0: Bypass mode (default) 1: DIV2 mode



Register Address: 0x10, Register Name: CTRL\_7

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:6	PHASE_A_ ANGLE	00	N	Y	RW	Select phase A angle in DIV2 or reverse DIV2 mode.  It is strongly prohibited during operation. shall be determined before CHG_EN set 1.  If the RT9758 operate in single application, recommend this bit set to 00.  If the RT9758 operate in parallel application, recommend this bit set to 00 in Master mode.  If the RT9758 operate in parallel application, recommend this bit set to 01 in Slave mode.  00: 0 degrees (default)  01: 90 degrees  10: 180 degrees  11: 270 degrees
5:4	PHASE_B_ ANGLE	10	N	Y	RW	Select phase B angle in DIV2 or reverse DIV2 mode.  It is strongly prohibited during operation. shall be determined before CHG_EN set 1.  If the RT9758 operate in single application, recommend this bit set to 10.  If the RT9758 operate in parallel application, recommend this bit set to 10 in Master mode. If the RT9758 operate in parallel application, recommend this bit set to 11 in Slave mode. 00: 0 degrees 01: 90 degrees 10: 180 degrees (default) 11: 270 degrees
3	AT_ FUNCTION_ EN	0	N	Y	RW	Enable or disable auto transition function that make converter mode change between bypass mode and DIV2 mode automatically.  0 : Disable (default)  1 : Enable
2:0	AT_ FUNCTION	100	N	Y	RW	Auto transition function threshold.  000: 9V  001: 9.5V  010: 10V  011: 10.5V  100: 11V (default)  101: 11.5V  110: 12V  111: 12V

DS9758-03 May 2023



Register Address : 0x11, Register Name : CTRL\_8

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:6	CFLY_DIAG_ TIME	10	N	Y	RW	Program pre-charge timing of CFLY in DIV2 mode or reverse DIV2 mode. In DIV2 mode, pre-charge timing of CFLY is sum of CFLY_DIAG_TIME and VOUT_ERR_ON_TIME. In reverse DIV2 mode, pre-charge timing of CFLY is depend on CFLY_DIAG_TIME. 00: 0.5ms 01: 1ms 10: 2ms (default) 11: 4ms
5:4	PRECHARGE _CURRENT	10	N	Y	RW	Program VOUT or CFLY pre-charge current in soft-start period.  00 : Reserved  01 : 330mA  10 : 500mA (default)  11 : 660mA
3:2	VOUT_ERR_ ON_TIME	10	N	Y	RW	Program pre-charge timing of VOUT in bypass mode and DIV2 mode. In DIV2 mode, pre-charge timing of VOUT is sum of CFLY_DIAG_TIME and VOUT_ERR_ON_TIME. In bypass mode, pre-charge timing of VOUT is depend on VOUT_ERR_ON_TIM. 00: 0.5ms 01: 1ms 10: 2ms (default) 11: 4ms
1	VOUT_ERR_ OFF_TIME	0	N	Y	RW	Program a turn off timing after VOUT_ERR is triggered in bypass mode. 0:40ms (default) 1:80ms
0	BEHAVIOR_ AFTER_WDT	1	N	Y	RW	Select the converter behavior of converter after trigger watchdog timeout event.  0: Converter would enter standby mode and Q0_CONTROL set to 00 after WDT is triggered  1: Only when in bypass mode, the converter would keep the same mode as before, after WDT is triggered. (default)



Register Address: 0x12, Register Name: CTRL\_9

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	DISABLE_ VOUT_OVP	0	Y	Y	RW	Enable or disable VOUT_OVP function. 0 : Enable (default) 1 : Disable
6	DISABLE_ VBUS_OVP	0	Y	Y	RW	Enable or disable VBUS_OVP function. 0 : Enable (default) 1 : Disable
5	DISABLE_ TDIE_OTP	0	Y	Y	RW	Enable or disable TDIE_OTP function.  0 : Enable (default)  1 : Disable
4	DISABLE_ IBUS_OCP	0	Y	Y	RW	Enable or disable IBUS_OCP function. 0 : Enable (default) 1 : Disable
3	DISABLE_ WRX_IRE_ OCP	0	Y	Y	RW	Enable or disable WRX_IRE_OCP function.  0 : Enable (default)  1 : Disable
2	REG_RST	0	N	Y	RWSC	Register reset 0 : No action (default) 1 : Reset register (Notice : Back to 0 after register reset)
1:0	Reserved	00	NA	NA	NA	Reserved

Register Address: 0x13, Register Name: CTRL\_10

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:2	Reserved	000000	NA	NA	NA	Reserved
1	VOUT_PD_EN	0	N	Y	RW	Once VOUT_PD_EN = 1 is set, the Enable state remains valid until the user changes it to 0 (Disable) or changes REG_RST 0x12[2] or the IC is reset even if CHG_EN = 0. Enable pull down resistor for discharge VOUT voltage 0 : Not discharge (default) 1 : Enable discharge
0	Reserved	0	NA	NA	NA	Reserved



## **Application Information**

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

#### **Operation Principle**

The cap divider topology relies on a smart wall adapter to control the voltage and current of input in order to charge. Based on the cap divider topology, the 4 MOSFETs (Q1~Q4) are used to charge and discharge flying capacitor (CFLY) alternately. The simplified circuit of cap divider is shown in Figure 1.

In period 1: When Q1 and Q3 are turned on and Q2 and Q4 are turned off, the CFLY and COUT are in series with VBUS. The BUS current is supplied to COUT directly. During this period, the voltage of CFLY can be expressed as equation 1:

In period 2: When Q1 and Q3 are turned off and Q2 and Q4 are turned on, the CFLY and COUT are in parallel. The current of COUT is only supplied by CFLY. During this period, the voltage of CFLY can be expressed as equation 2:

If the equation 2 is substituted into equation 1, the equation 1 can be expressed as equation 3:

If the power dissipation of topology is ignored, the output power can be expressed as equation 4:

If the equation 3 is substituted into equation 4, the IOUT can be expressed as equation 5:

$$IOUT = 2 \times IBUS ---- (5)$$

According to the equations above, the output voltage is half of the input voltage and the output current is twice the input current in cap divider topology. For the efficiency and output ripple improvement in application, the dual phase cap divider topology with phase shift 180 degrees between phases are built in the RT9758.




Figure 1. Simplified Circuit of Cap Divider



#### **Charge System Introduction**

The RT9758 is slave charger that integrated cap divider and direct charge topology for high voltage application. The RT9758 can generates high output current with both topologies. Before enabling the RT9758, the host set up all of protection and disable main charger in power solution. The host must monitor the input/output voltage and current by external sensing circuit during high current charging period and communicate with the smart wall adapter to control the charging current flow.

The Figure 2 and Figure 3 are the simplified high voltage charge system in 1-cell and 2-cell battery application. These devices can communicate with each other through I<sup>2</sup>C serial interface. These system blocks support dual input power source for high charge current application. In these charge system, the switching charger is used to detect USB BC1.2 of adapter and the PD controller is used to communicate with adapter by PD protocol. The RT9758 and cap divider charger are used to implement high current charging period.

In 1-cell battery application, once the smart wall adapter is detected, the AP will control the switching charger, cap divider charger and communicate with adapter to achieve high current charging profile. And If wireless power transmitter is detected, the AP will control three charger devices and communicate with wireless transmitter to achieve high current charging profile.

In 2-cell battery application, once the smart wall adapter is detected, the AP will control the switching charger, RT9758 and communicate with adapter to achieve high current charging profile. And If wireless power transmitter is detected, the AP will also control two charger devices and communicate with wireless transmitter to achieve high current charging profile.

For monitor the RT9758's input and output voltage and current information, both wireless power receiver and cap divider charger that establish ADC function are essential. If not, the system must built-in external voltage and current detector for safety charge control.

The charge profile of 1-cell and 2-cell battery application are shown in Figure 4 and Figure 5. The switching charger is required to dominate pre-charge, fast charge when battery voltage is lower than system startup voltage, constant voltage and termination periods.

In 1-cell battery application, when wireless power source is detected and before system wake up, the RT9758 will operate in bypass mode to deliver power to next power stage. After system is waked up, the RT9758 will operate in DIV2 mode and in series with cap divider charger to achieve fast charge period.

In 2-cell battery application, when system is waked up, the RT9758 can operate in DIV2 mode or bypass mode to achieve fast charge period according to different input power source voltage level.

To shorten the constant voltage period, the wireless power receiver or adapter are controlled to reduce the support current by ramp step when battery voltage triggers CV level. After the charging current is step down to desired value, the switching charger will start to dominate CV period.






Figure 2. Simplified High Voltage Charge Systems in 1-cell Battery Application




Figure 3. Simplified High Voltage Charge Systems in 2-cell Battery Application






Figure 4. Charge Profile of 1-cell Battery Application




Figure 5. Charge Profile of 2-cell Battery Application

While the RT9758 is charging, host needs to communicate with smart wall adapter or wireless power device to control the charging current provided by the RT9758. The communication flow between smart wall adapter, wireless power device and charge system is shown in Figure 6. In order to prevent abnormal events when charging, the RT9758 is established with many adjustable protections. All protections behavior in each operation mode that are shown in Table 3, Table 4, Table 5 and Table 6.




Figure 6. System Control Flow Chart

RICHTEK is a registered trademark of Richtek Technology Corporation.



#### **Device Power Up**

The device is powered by VDDA. When VDDA voltage is higher than VDDA\_UVLO Threshold, the device will start working. The VDDA voltage can be powered by either VBUS or VOUT and that is dominated by the higher voltage level.

Once the RT9758 is powered, the device will active the address detection mechanism to assign the slave address of device and configuration mode. The slave address of device is determined by voltage level at ADDR pin. The criteria of address detection threshold are shown in electrical characteristics list. After address detection is finished, the host can communicate with the RT9758 by  $I^2C$  serial interface. Furthermore, the reaction time during VDDA > VDDA\_UVLO to  $I^2C$  release (twake\_UP) is around 500µsec.

The RT9758 includes a watchdog timer that is enabled by default. When the watchdog timer expired, WDT\_STAT and WDT\_FLAG turn to high and INT pin is pulsed (tINT\_PULL\_LOW) 256µsec for interrupt the host. After reset wait time (tWDT\_WAIT) 32msec, the related registers are reset to default values. (Refer to Register

Descriptions for detail). If the device stays in watchdog timeout status, host can read or write any register to return counting.

The Figure 7 shows the device power on flow with protections, insert and indictor function activation list in each state. In order to reduce quiescent current when charge system is unused, the RT9758 is established low quiescent current mode that is called present mode. If  $\overline{EN}$  pin is pulled high or floating, the RT9758 will enter present mode for power save. In present mode, most of sensing circuit inside the RT9758 will be turned off. In other words, all of protection and insert function are inactivated. However, if user desires WRX\_OK function active in present mode, user can set WRX\_OK\_PSM bit and WRX\_OK\_EN bit both to 1 to active it.

If  $\overline{\text{EN}}$  pin is pulled low and set CHG\_EN bit to 0, this condition is called standby mode. In standby mode, the AP can catch interrupt by  $\overline{\text{INT}}$  pin if specific protection or insert is triggered. Before start charging, the AP still can set the register values by I<sup>2</sup>C protocol in present mode and standby mode.




Figure 7. Device Power On Flow with Protections, Insert and Indicator Function Activation List



#### **Protection Feature**

The RT9758 integrates 9 protections to protect device charging in unexpected condition. These protections are established in bypass mode, reverse bypass mode, DIV2 mode and reverse DIV2 mode. The Table 2 shows the related configuration of 4 operation modes. For example, only just let  $\overline{\text{EN}}$  pin pull to high or floating, the RT9758 will operate in present mode for low quiescent current application. If let  $\overline{\text{EN}}$  pin pull to GND and set CHG\_EN bit to 0, the RT9758 will entry standby mode. And if  $\overline{\text{EN}}$  pin pull to GND and set CHG\_EN bit to 1, the operation mode is decided by OPERATION\_MODE\_SELECTION bit and REVERSE\_MODE\_EN bit setting.

About protections that is established in RT9758, the Table 3, Table 4, Table 5 and Table 6 shows the protect function activation list in each mode. In Table 3, "Stop charge" means the device will stop charge but the CHG\_EN bit still keep 1, so the device will soft-start again immediately if VBUS\_LOW\_ERR status is meet the rule and VBUS is exist.

Table 2. Comingulation of 4 Operation Modes					
Mode	EN Pin	CHG_EN bit	OPERATION_MODE_SELECTION bit	REVERSE_MODE_EN bit	
Present	H/Floating	Х	X	X	
Standby	L	0	Х	Х	
Bypass	L	1	0	0	
Reverse Bypass	L	1	0	1	
DIV2 mode	L	1	1	0	
Reverse DIV2	L	1	1	1	

**Table 2. Configuration of 4 Operation Modes** 

Table 3. Protection	Function A	Activation	List in	By	pass	Mode
---------------------	------------	------------	---------	----	------	------

<b>Protection Function</b>	Protection Method
VOUT_OVP (Note 6)	Stop charge until fault release over 21m/100msec deglitch time (default)     Reset CHG_EN = 0
VBUS_OVP (Note 6)	Stop charge until fault release over 21m/100msec deglitch time (default)     Reset CHG_EN = 0
IBUS_OCP	Stop charge
WRX_IRE_OCP	Set Q0_CONTROL = 00 (Note 7)
VOUT_ERR	Hiccup (Note 8)
TDIE_OTP	Reset CHG_EN = 0
CFLY_DIAG	Not active
CON_OCP	Stop charge
VBUS_LOW_ERR	Can't do soft-start until VBUS_LOW_ERR = 0 (Note 9)

- Note 6. Protection Method depends on AUTO RECOVERY EN bit and IN VALID RECOVERY DEGLITCH bit.
- Note 7. The WRX\_IRE\_OCP only active while Q0 is turned on.
- Note 8. Hiccup off time depends on VOUT\_ERR\_OFF\_TIME bit.
- Note 9. VBUS\_LOW\_ERR only active before converter soft-start.



## Table 4. Protection Function Activation List in Reverse Bypass Mode

Protection Function	Protection Method
VOUT_OVP	Reset CHG_EN = 0
VBUS_OVP	Reset CHG_EN = 0
IBUS_OCP	Reset CHG_EN = 0 and REVERSE_MODE_EN = 0
WRX_IRE_OCP	Set Q0_CONTROL = 00
VOUT_ERR	Not active
TDIE_OTP	Reset CHG_EN = 0 and REVERSE_MODE_EN = 0
CFLY_DIAG	Not active
CON_OCP	Reset CHG_EN = 0 and REVERSE_MODE_EN = 0
VBUS_LOW_ERR	Can't do soft-start until VBUS_LOW_ERR = 1 (Note 9)

#### **Table 5. Protection Function Activation List in DIV2 Mode**

Protection Function	Protection Method
VOUT_OVP	Reset CHG_EN = 0
VBUS_OVP	Reset CHG_EN = 0
IBUS_OCP	Reset CHG_EN = 0
WRX_IRE_OCP	Set Q0_CONTROL = 00
VOUT_ERR	Reset CHG_EN = 0
TDIE_OTP	Reset CHG_EN = 0
CFLY_DIAG	Reset CHG_EN = 0
CON_OCP	Reset CHG_EN = 0
VBUS_LOW_ERR	Can't do soft-start until VBUS_LOW_ERR = 0 (Note 9)

#### Table 6. Protection Function Activation List in Reverse DIV2 Mode

<b>Protection Function</b>	Protection Method	
VOUT_OVP	Reset CHG_EN = 0	
VBUS_OVP	Reset CHG_EN = 0	
IBUS_OCP	Reset CHG_EN = 0 and REVERSE_MODE_EN = 0	
WRX_IRE_OCP	Set Q0_CONTROL = 00	
VOUT_ERR	Not active	
TDIE_OTP	Reset CHG_EN = 0 and REVERSE_MODE_EN = 0	
CFLY_DIAG	Reset CHG_EN = 0	
CON_OCP	Reset CHG_EN = 0 and REVERSE_MODE_EN = 0	
VBUS_LOW_ERR	Can't do soft-start until VBUS_LOW_ERR = 1 (Note 9)	



#### Input and Output Over-Voltage Protection (VBUS\_OVP, VOUT\_OVP)

The device integrates VBUS\_OVP and VOUT\_OVP function to monitor input and output voltage by VBUS pin and VOUT pin, respectively. When the device in standby mode or 4 operation modes, if the VBUS voltage is higher than VBUS\_OVP threshold or the VOUT voltage is higher than VOUT\_OVP threshold, the device will start to turn off charger in tVBUS\_OVP\_RE time or tVOUT\_OVP\_DEG time, respectively.

There are two register bits related to OVP protection which are AUTO\_RECOVERY\_EN and IN\_VALID\_RECOVERY\_DEGLITCH. According to different two of register setting, the device shows different protection method in bypass mode. For example, in bypass mode with default setting (AUTO\_RECOVERY\_EN = 1 and IN\_VALID\_RECOVERY\_DEGLITCH = 0), the device stop charge while OVP is triggered. And if OVP fault is released, the device will count 21msec deglitch time (tovP\_RECOVERY) to make sure OVP fault is released actually. After deglitch counting is finished, the device can re-start again. In other three operation modes, regardless of two of bit setting, the device will set CHG\_EN = 0 when OVP is triggered. About OVP protection behavior, the Table 7 shows relational behavior in each mode. Users can adjust the threshold of VBUS\_OVP and VOUT\_OVP via register setting. For safety charging, the OVP level must be set to 1.1 times the level of operating voltage. And make sure the input and output voltage not be higher than absolute maximum rating of VBUS, WRX\_IN and VOUT pin. (prevented by external TVS or OVP IC, etc.).

Bypass Mode				
AUTO_RECOVERY_EN	IN_VALID_RECOVERY_DEGLITCH	OVP Protection Behavior		
0	X	Reset CHG_EN = 0		
1	0	Stop charge until fault release over 21msec deglitch time		
1	1	Stop charge until fault release over 100msec deglitch time		
Reverse Bypass Mode, DIV2 Mode and Reverse DIV2 Mode				
Х	X	Reset CHG_EN = 0		

**Table 7. OVP Protection Behavior in Each Mode** 

#### VBUS Charge Voltage Protection (VBUS\_LOW\_ERR)

The device integrates VBUS\_LOW\_ERR to prevent users from adjusting wrong VBUS for charge. In standby mode, if VBUS is lower than VBUS\_LOW\_ERR falling threshold, the VBUS\_LOW\_ERR flag and status bit will set to 1. If VBUS is higher than VBUS\_LOW\_ERR rising threshold, the VBUS\_LOW\_ERR status bit will set to 0. The VBUS\_LOW\_ERR threshold is depending on OPERATION\_MODE\_SELECTION bit, if OPERATION\_MODE\_SELECTION set to 0, the VBUS\_LOW\_ERR typical falling threshold is 0.99V/V. If OPERATION\_MODE\_SELECTION set to 1, the VBUS\_LOW\_ERR typical threshold is 1.975V/V. Before start charging in 4 operation modes, user should follow the rule of VBUS\_LOW\_ERR shown in Table 8. If VBUS\_LOW\_ERR condition isn't meet the rule, the device will not enter charging process. In above case, the device will keep to like standby mode until the VBUS\_LOW\_ERR condition is met. For recommended setup process before start charging, set the device into standby mode (CHG\_EN = 0) and then make sure VBUS\_LOW\_ERR status, OPERATION\_MODE\_SELECTION bit and REVERSE\_MODE\_EN bit are ready. After the device start charging, the VBUS\_LOW\_ERR function will be disabled.

RICHTEK is a registered trademark of Richtek Technology Corporation.



Table 8. Rule of VBUS\_LOW\_ERR before Start Charging Process in 4 Operation Modes

Operation Mode	VBUS_LOW_ERR STAT	OPERATION_MODE_SELECTION bit	REVERSE_MODE_EN bit
Bypass	0	0	0
Reverse Bypass	1	0	1
DIV2	0	1	0
Reverse DIV2	1	1	1

## • WRX Reverse Over-Current Protection (WRX\_IRE\_OCP)

The WRX IRE OCP function monitors reverse input current from VBUS to WRX\_IN via Q0. And it only active while Q0 is turned on. If Q0 CONTROL bit set 10 or 11, the Q0 will turn on and WRX IRE OCP will start detecting reverse input current. If the reverse input current is larger than WRX IRE OCP threshold in tWRX IRE OCP DEG time, the device will only reset Q0 CONTROL bit to 00 in order to disable Q0 immediately. Users can adjust the WRX\_IRE\_OCP threshold via register setting.

#### • IBUS Over-Current Protection (IBUS OCP)

The device integrates bidirectional IBUS\_OCP function to detect input current in 4 operation modes. In reverse DIV2 mode and reverse bypass mode, if IBUS current from VOUT to VBUS is larger than IBUS\_OCP threshold in tIBUS OCP DEG time, the device will stop charging and reset CHG\_EN bit and REVERSE\_MODE\_EN bit to 0.

In DIV2 mode, if IBUS current from VBUS to VOUT is larger than IBUS\_OCP threshold in tibus\_OCP\_DEG time, the device will stop charging and reset CHG EN bit to 0.

In bypass mode, if IBUS current from VBUS to VOUT is larger than IBUS OCP threshold in tIBUS OCP DEG time, the device will stop charging and still keep CHG EN bit to 1. Users can adjust the IBUS OCP threshold via register setting.

#### • Converter Over-Current Protection (CON\_OCP)

The device integrates CON\_OCP function to prevent huge abnormal converter operating current in 4 operation modes. In reverse DIV2 mode and reverse bypass mode, If the converter operating current is larger than CON\_OCP threshold, the device will stop charging and reset CHG\_EN bit and REVERSE\_ MODE EN bit to 0.

In DIV2 mode, If the converter operating current is larger than CON OCP threshold, the device will stop charging and reset CHG\_EN bit to 0.

In bypass mode, If the converter operating current is larger than CON\_OCP threshold, the device will stop charging and still keep CHG\_EN bit to 1.

#### • Device Thermal Shutdown (TDIE\_OTP)

The device integrates TDIE\_OTP to prevent system charging in over-temperature condition. The TDIE\_ OTP function monitors die temperature. When the device in standby mode or bypass mode or DIV2 mode, If the die temperature is higher than TDIE OTP threshold in tTDIE\_DEG time, the device will stop charging and reset CHG\_EN bit to 0.

When the device in reverse bypass mode or reverse DIV2 mode, If the die temperature is higher than TDIE OTP threshold, the device will stop charging and reset CHG\_EN bit and REVERSE\_MODE\_EN bit both to 0.

After TDIE\_OTP is triggered, the TDIE\_OTP\_EXIT\_ FLAG will turn to high when die temperature lower than TDIE\_OTP release threshold. For safety, the device should only enable charge again after TDIE OTP STAT is set to 0 and TDIE OTP EXIT FLAG is set to 1.

#### Flying Capacitor Diagnose (CFLY\_DIAG)

The device integrates CFLY\_DIAG function to diagnose the health of flying capacitors before charging. The CFLY DIAG function only active in soft-start process of DIV2 mode and reverse DIV2 mode. After CHG\_EN is enabled, the device starts soft-start process with corresponding soft-start time (tss\_div2 or tss\_reverse\_div2) in DIV2 or reverse DIV2 mode. In soft-start process, the CFLY\_DIAG function will diagnose the CFL pin level in each phase. If the CFL level is higher than CFLY\_DIAG detect level (VCFLY\_DIAG), the device will stop soft-start process and reset CHG\_EN bit to 0. The CFLY\_DIAG function will stop activating after the device charge successfully. In normal charging case, If the flying capacitor is short while charging, the device can be protected by other protections (e.g., IBUS\_OCP, VBUS\_OVP, VOUT\_OVP or CON\_OCP).

#### • Output Pin Error Detection (VOUT ERR)

The device integrates VOUT\_ERR function to prevent output pin abnormal short before charging. The VOUT ERR function only active in soft-start process of bypass mode and DIV2 mode. After CHG\_EN is enabled, the device starts soft-start with corresponding soft-start (tss\_bypass, tss\_div2) in bypass or DIV2 mode. In soft-start process of DIV2 mode, the VOUT\_ERR function will detect the VOUT pin level. If the VOUT level can't over than VOUT\_ERR detect level (Vout\_ERR), the device will stop soft-start process and reset CHG\_EN bit to 0.

In soft-start process of bypass mode, If VOUT ERR function is triggered, the device will stop soft-start process and still keep CHG\_EN bit to 1. And the device will re-start again if start-up conditions are met. At bypass mode case, the device operates like Hiccup mode if VOUT pin short abnormally. The VOUT ERR function will stop activating after the device charge successfully.



#### **Auto Transition Function Feature (AT\_Function)**

For more flexible mode change application between bypass mode and DIV2 mode, the auto transition function (AT\_Function) is established in the RT9758 to make converter mode change automatically by adjusting VBUS voltage. In register map, the AT\_FUNCTION\_EN bit is used to enable this function and the AT\_FUNCTION bit is used to set the threshold of mode transition. When the AT\_Function is active in bypass mode, if VBUS is higher than AT\_Function threshold in tat\_FUNCTION\_DEG time, the device will stop charging, set OPERATION\_MODE\_SELECTION bit to 1 and then start DIV2 charging process if the start-up conditions are met. In another case, if VBUS is lower than AT\_Function threshold when the device operates in DIV2 mode, it will stop charging, set OPERATION\_MODE\_SELECTION bit to 0 and then start bypass charging process if the start-up conditions are met. The Figure 8 is recommended operation flow for using auto transition function, user should follow step 1-4 to use auto transition function. Especially, if user desires device be transited from bypass mode to DIV mode by using AT\_Function, be sure to enable VOUT\_PD bit to 1 before increase VBUS voltage.




Figure 8. Operation Flow for Using Auto Transition Function



#### Watchdog Timer (WDT)

When the device is controlled by host, all of the register can be programmed by host. The host has to read or write any register to reset watchdog counter before watchdog timeout and it can also disable WDT function by setting WDT\_EN bits to 0. When the watchdog timer expired in standby mode and 4 operation mode, WDT\_STAT and WDT\_FLAG turn to high and INT pin is pulsed for interrupt the host. After watchdog reset wait time (twpt\_wait), the different related registers are reset to default values (Refer to Register Descriptions for detail) according by operation mode and the BEHAVIOR\_AFTER\_WDT bit setting. The Figure 9 shows the WDT flow chart. For example, when the watchdog timer expired in bypass mode and the BEHAVIOR\_AFTER\_WDT bit is 1, the OVP, OCP and OTP registers are reset to default value but the CHG\_EN bit and Q0\_CONTROL bit will keep as same as before. In other case, when the watchdog timer is expired, the OVP, OCP and OTP registers are reset to default value and the CHG\_EN bit and Q0\_CONTROL bit will also reset to 0 and 00, separately. If the device stays in watchdog timer suspend status, host can read or write any registers to return counting. For decrease quiescent current in present mode, the WDT timer will force disable.




Figure 9. WDT Flow Chart

#### **Pre-Charge Mechanism**

To avoid the inrush current caused by the voltage difference between capacitors and the voltage source, the device establishes a pre-charge mechanism to charge the CFLY capacitors and the COUT capacitor before charging the battery. The device begins to charge the battery if the pre-charge time is timeout and no fault occurs during the pre-charge period. The pre-charge time depends on the setting of registers CFLY\_DIAG\_TIME and VOUT\_ERR\_ON\_TIME. Each pre-charge time and pre-charged capacitors for 4 operation modes are indicated in Table 9. In the case of the DIV2 mode, the pre-charge time is CFLY\_DIAG\_TIME plus VOUT\_ERR\_ON\_TIME, and the CFLY and COUT capacitors are pre-charged at the same time.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.

DS9758-03 May 2023

www.richtek.



Operation Mode	Pre-charge Time	Pre-charged Capacitor	
Bypass	VOUT_ERR_ON_TIME	COUT	
Reverse Bypass	NA	NA	
DIV2	CFLY_DIAG_TIME + CFLY and COUT		
Reverse DIV2	verse DIV2 CFLY_DIAG_TIME CFLY		

#### **Operation Mode Diagram**

The RT9758 includes 4 operation modes, user can control device enter each mode by related register bits. The Figure 10 shows the setting step between each mode. User needs to follow the recommend step to control device. For example, the device can be transferred between bypass mode and DIV2 mode by two operation ways. The first way is using AT\_FUNCTION, and the second way is controlling by register setting. If user controls device by register, the recommend operation flow as below: The first step is to order CHG\_EN bit to 0 to make device into standby mode. The second step is to set OPERATION\_MODE\_SELECTION bit and REVERSE\_MODE\_EN bit, then the last step is to set CHG\_EN bit to 1 for start charging. Based on above description, the OPERATION\_MODE\_SELECTION bit and REVERSE\_MODE\_EN bit only can be changed while the device stays in standby mode or present mode.




Figure 10. Operation Mode Diagram



#### WRX\_OK Function (WRX\_OK)

The RT9758 includes WRX\_OK pin function to inform system. In standby mode and 4 operation mode with default setting, if WRX\_IN voltage over then WRX\_INSERT level, WRX\_OK pin will pull high. User can change status of WRX\_OK pin from high to low while WRX\_INSERT is detected by using OVERRIDE\_WRX\_OK\_PIN\_LOW bit. If OVERRIDE\_WRX\_OK\_PIN\_LOW bit set to 1, the status of WRX\_OK pin pull to low while WRX\_INSERT is detected. If user desires WRX\_OK function active in present mode, user can set WRX\_OK\_PSM bit and WRX\_OK\_EN bit both to 1 to active it. In addition, user can disable WRX\_OK function by WRX\_OK\_EN bit in each mode.

#### **Q0 MOSFET Control (Q0\_CONTROL)**

The RT9758 includes Q0 MOSFET to prevent reverse voltage from VBUS pin. It can be controlled by Q0 CONTROL bit. If Q0 CONTROL bit set to 10, Q0 will turn on after 2msec delay time (tQ0 DELAY) when WRX INSERT is detected and without VBUS OVP fault. In 2msec delay time (tQ0\_DELAY), WRX\_IN pull down resistor will be active. If Q0\_CONTROL bit set to 11, Q0 will turn on immediately when VBUS\_INSERT is detected. If user desires to turn off Q0 MOSFET, just set Q0\_CONTROL bit to 00 or 10.

#### I<sup>2</sup>C Serial Interface

The RT9758 integrates I<sup>2</sup>C interface for host to program charging parameter and monitor device status. The interface requires a serial clock line (SCL) and a serial data line (SDA). The host should initiate a data transfer on the bus and generates the clock signals to permit that transfer. The device operates with address 50H, 51H or 52H to receive control input from the host. The SCL and SDA pin are open drain structures. Users should connect a supply voltage via a current source or pull-up resistors on SCL and SDA. The Figure 11 shows the I<sup>2</sup>C waveform information, the data line must be stable during the high period of SCL line. The high or low state of SDA can only change when SCL line is low.




Figure 11. I<sup>2</sup>C Waveform Information

The RT9758 operates as an I<sup>2</sup>C slave device with address 50H, 51H or 52H (depends on voltage condition of ADDR pin). Every byte on SDA line must be 8 bit long. The Figure 12 shows the byte format of SDA and SCL line. All of transactions begin with a START pattern and can be terminated with a STOP pattern. After START, the master should send a slave address. The slave address is 7-bits long followed by the eighth bit as a data direction bit (R/W). The direction bit setting to 0 indicates a transmission and 1 indicates a request for data. The master should take an acknowledge bit after every byte. The master should release SDA line during the acknowledge clock pulse so the slave device can pull low the SDA line to signal the master that the byte was successfully received. The RT9758 supports multi read/write and SCL line can be up to 3.4MHz.

> **RICHTEK** is a registered trademark of Richtek Technology Corporation.






Figure 12. Read and Write Function

## Interrupt (INT), STAT, FLAG AND MASK

The INT pin is an open drain structure; users should connect a supply voltage via a current source or pull-up resistors on the pin. When the device triggers an event, the INT pin will pull low for tINT\_PULL\_LOW to notify host. The register map shows all state, flag and control bit of the device.

When the device triggers the event with FLAG, it will send an INT signal to host and set the FLAG bit to 1. The FLAG bit can be cleared after read. The device will not send another INT signal until the FLAG is cleared and a new event occurs again. The MASK bit can disable INT pin to send a signal to host. The STAT and FLAG bit are still updated even though the MASK bit is set to 1.

The STAT bits show current statue of the device and are updated as the status change. All of STAT bits will not send INT signal to system when the STAT bit is triggered.

#### **Spread Spectrum**

The device integrated spread spectrum function for users to optimize the EMI influence on system design. The device switching frequency is decided by 0x0F[5:3] bit. The spectral density will concentrate on the switching frequency. Users can enable the spread spectrum function by set 0x0F[6] bit. After the spread spectrum function is enabled, the device will modulate the switching frequency for  $\pm 6\%$  to reduce the spectral density.



#### **Parallel Application**

For higher charging current application, it is available to use two RT9758 in parallel architecture. The advantages of using parallel architecture are reducing cable losses, improve efficiency of charge system and cut down charging period. The high power solution that uses two RT9758 is shown in Figure 13. The slave address of RT9758 can be configured by setting ADDR pin while device power up. In order to avoid unstable ripple issue while charging with parallel architecture, the RT9758 is established with synchronization function at SYNC pin. If the RT9758 is configured to master mode (SYNC\_SLAVE\_EN bit = 1) and synchronization function is active (SYNC\_FUNCTION\_EN bit = 1), the SYNC pin provides synchronization pulses with frequency equal to twice switching frequency and 50% duty cycle. If the RT9758 is configured to slave mode (SYNC\_SLAVE\_EN bit = 0) and synchronization function is active (SYNC\_FUNCTION\_EN bit = 1), the device works only while SYNC pin receive synchronization pulses. For using the synchronization function, the SYNC pins of the two devices should be connected to each other. The configuration mode and synchronization function can be configured by 0x0D[3] bit and 0x0D[2] bit, respectively.




Figure 13. Parallel Application Circuit

In DIV2 mode and reverse DIV2 mode, all of phase angle in the device need to be defined correctly for optimize output ripple and charging efficiency, especially parallel application. The Table 10 shows the recommended phase angle in 4 operation modes with different configuration. For example, in DIV2 mode parallel application, the A phase between master and slave device should be shift 90 degrees, the A and B phase in the same device should be shift 180 degrees. It is strongly prohibited to change PHASE\_A\_ANGLE bit and PHASE\_B\_ANGLE bit during charging. If parallel architecture is used, the start-up sequence should be compiled with the rules below. The RT9758 set as playe (RT9758, S) should be enabled before host enables the RT9758 set as master (RT9758, M) in order to achieve

slave (RT9758\_S) should be enabled before host enables the RT9758 set as master (RT9758\_M) in order to achieve parallel application. The RT9758\_S will not switch until the SYNC pin receives synchronization pulses provided by the RT9758\_M. The communication flow between smart wall adapter, wireless power device and parallel charge system is shown in Figure 14.

DS9758-03 May 2023 www.richtek.com

51



Table 10. Phase Angle in 4 Operation Modes with Different Configuration

Operation Mode	Configuration	Phase_A_ANGLE	Phase_B_ANGLE
DIV2 mode	Standalone	0°	180°
DIV2 mode	Master	0°	180°
DIV2 mode	Slave	90°	270°
Reverse DIV2 mode	Standalone	0°	180°
Reverse DIV2 mode	Master	0°	180°
Reverse DIV2 mode	Slave	90°	270°
Bypass mode	NA	Don't care	Don't care
Reverse Bypass mode	NA	Don't care	Don't care

The Table 11 shows the related configuration of 4 operation modes in parallel application. The users must follow the rule before normal operation. For example, the SYNC\_SLAVE\_EN bit set to 0, OPERATION\_MODE\_SELECTION bit set to 1 and REVERSE\_MODE\_EN bit set to 0 in DIV2 mode with master configuration is required. For especially, in reverse DIV2 mode with salve configuration, the REVERSE\_MODE\_EN bit should be set to 0 for normal soft-start sequence.

**Table 11. Configuration of 4 Operation Modes in Parallel Application** (Note 10)

Mode	Configuration	SYNC_SLAVE_EN bit	OPERATION_MODE_SELECTION bit	REVERSE_MODE_ EN bit
Punasa	Master	0	0	0
Bypass	Slave	1	0	0
Reverse Bypass	Master	0	0	1
	Slave	1	0	1
DIV2 mode	Master	0	1	0
	Slave	1	1	0
Reverse DIV2	Master	0	1	1
	Slave	1	1	0 (Note 11)

Note 10. In parallel application, SYNC\_FUNCTION\_EN bit must be set to 1.

Note 11. In case of reverse DIV2 mode with slave configuration, the REVERSE MODE EN bit will be forced to 0 when SYNC FUNCTION EN bit = 1 and the SYNC pin receives synchronization pulses from master device.






Figure 14. System Control Flow Chart with Parallel Charge System

RICHTEK is a registered trademark of Richtek Technology Corporation.



#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature T<sub>J</sub>(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA$ 

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WL-CSP-36B 2.74x2.84 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is 34.7°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A$  = 25°C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (34.7^{\circ}C/W) = 2.88W$  for a WL-CSP-36B 2.74x2.84 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 15 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 15. Derating Curve of Maximum Power Dissipation

#### **Layout Considerations**

The RT9758 layout guidelines are recommended as below:

- ▶ Place low ESR bypass capacitor to GND for WRX\_IN/VBUS/VOUT pin. The bypass capacitor needs to be placed as close as possible to RT9758.
- ► The capacitor of BST/CFH should be placed as close as possible to RT9758.
- Place flying caps with the RT9758 on same layer. The flying caps should be placed as close as possible to the RT9758. The path of flying caps should be as small as possible.
- ► The WRX\_IN, VBUS and VOUT traces should be as wide as possible to accommodate high charge current.





Figure 16. PCB Layout Guide

May 2023

DS9758-03



# **Outline Dimension**




Sumbal	Dimensions I	In Millimeters	Dimension	s In Inches	
Symbol	Min Max		Min	Max	
Α	0.500	0.600	0.020	0.024	
A1	0.170	0.170 0.230		0.009	
b	0.240	0.300	0.009	0.012	
D	2.800	2.880	0.110	0.113	
D1	2.0	000	0.079		
E	2.700	2.780	0.106	0.109	
E1	2.0	000	0.079		
е	0.4	100	0.0	)16	

36B WL-CSP 2.74x2.84 Package (BSC)



# **Footprint Information**




Dookogo	Number of		Footpri	nt Dimensio	Tolerance		
Package	Pin	Type	е	Α	В	Tolerance	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	36	NSMD	0.400	0.240	0.340	±0.025	
WL-CSP2.74x2.84-36(BSC)	30	SMD	0.400	0.270	0.240	±0.025	




# **Packing Information**

## **Tape and Reel Data**



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A) (mm) (in)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
WL-CSP 2.74x2.84	8	4	180	7	3,000	160	600	8.4/9.9



- C, D and K are determined by component size.

  The clearance between the components and the cavity is as follows:
- For 8mm carrier tape: 0.5mm max.

Tape Size	W1	Р		В		F		۵٦		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



## **Tape and Reel Packing**

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	12 inner boxes per outer box
2	Packing by Anti-Static Bag	5	Outer box Carton A
3	3 reels per inner box Box A	6	

Container	R	eel	Вох				Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
WL-CSP	7"	2 000	Box A	18.3*18.3*8.0	3	9,000	Carton A	38.3*27.2*38.3	12	108,000
2.74x2.84	1	3,000	Box E	18.6*18.6*3.5	1	3,000		For Combined or Pa	artial Reel.	

DS9758-03 May 2023



## **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega$ /cm <sup>2</sup>	10 <sup>4</sup> to 10 <sup>11</sup>					

# **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.



# **Datasheet Revision History**

Version	Date	Description	Item
03	2023/5/16	Modify	Register Map on P33 Application Information on P34, 40 Packing Information on P58, 59, 60