600 V, 15 A
High Voltage 3-phase Motor Driver
SCM1272MA

SanKen

Data Sheet

Description

The SCM1272MA is a high voltage 3-phase motor driver in which transistors, pre-drive circuits, and bootstrap diodes with current-limiting resistors are highly integrated. The product can run on a 3-shunt current detection system and optimally control the inverter systems of medium-capacity motors that require universal input standards.

Features

- Pb-free (RoHS Compliant)
- Isolation Voltage: 2000 V (for 1 min),
  UL-recognized Component (File No.: E118037)
- Temperature Sensing Function
- In Case of Abnormal Operaion, All Outputs Shut Down via the FO1, FO3, and FO3 Pins Connected Together
- Built-in Bootstrap Diodes with Current Limiting Resistors (22 Ω)
- CMOS-compatible Input (3.3 V or 5 V)
- Fault Signal Output at Protection Activation
- Protections Include:
  Undervoltage Lockout for Power Supply
    High-side (UVLO_VB): Auto-restart
    Low-side (UVLO_VCC): Auto-restart
  Overcurrent Protection (OCP): Auto-restart
  Short Circuit Protection (SCP): Auto-restart
  Simultaneous On-state Prevention: Auto-restart
  Thermal Shutdown (TSD): Auto-restart

Package

DIP33
Pin Pitch: 1.27 mm
Mold Dimensions: 47 mm × 19 mm × 4.4 mm



Not to scale

Specifications

- Breakdown Voltage: 600 V
- Output Current: 15 A

Applications

For motor drives such as:

- Refrigerator Compressor Motor
- Air Conditioner Compressor Motor
- Washing Machine Main Motor
- Fan Motor
- Pump Motor

Typical Application

Contents

1. Absolute Maximum Ratings

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); current coming out of the IC (sourcing) is negative current (−).

Unless specifically noted, $T_A = 25$ °C.

Parameter	Symbol	Conditions	Rating	Unit
Main Supply Voltage (DC)	V_{DC}	VBB–LSx	450	V
Main Supply Voltage (Surge)	$V_{DC(SURGE)}$	VBB–LSx	500	V
IGBT Breakdown Voltage	V_{CES}	$V_{CC} = 15$ V, $I_C = 1$ mA, $V_{IN} = 0$ V	600	V
Logic Supply Voltage	V_{CC}	VCCx–COMx	20	V
	V_{BS}	VBx–HSx	20	
Output Current[1]	I_O	$T_C = 25$ °C, $T_J < 150$ °C	15	A
Output Current (Pulse)	I_{OP}	$T_C = 25$ °C, pulse width ≤ 1 ms, single pulse	30	A
Input Voltage	V_{IN}	HINx–COMx, LINx–COMx	−0.5 to 7	V
FOx Pin Voltage	V_{FO}	FO1–COM1, FO2–COM2, FO3–COM3	−0.5 to 7	V
OCPx Pin Voltage	V_{OCP}	OCP1–COM1, OCP3–COM3	−10 to 5	V
Operating Case Temperature[2]	$T_{C(OP)}$		−30 to 100	°C
Junction Temperature[3]	T_J		150	°C
Storage Temperature	T_{STG}		−40 to 150	°C
Isolation Voltage[4]	$V_{ISO(RMS)}$	Between surface of heatsink side and each pin; AC, 60 Hz, 1 min	2000	V

[1] Should be derated depending on an actual case temperature. See Section 15.3.

[2] Refers to a case temperature measured during IC operation.

[3] Refers to the junction temperature of each chip built in the IC, including the control MICs, transistors, and freewheeling diodes.

[4] Refers to voltage conditions to be applied between all of the pins and the case. All the pins have to be shorted.

2. Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Main Supply Voltage	V_{DC}	COM1 = COM2 = COM3, VBB–COM	—	300	400	V
Logic Supply Voltage	V_{CC}	VCCx–COMx	13.5	—	16.5	V
	V_{BS}	VBx–HSx	13.5	—	16.5	V
Input Voltage (HINx, LINx, FOx)	V_{IN}		0	—	5.5	V
Minimum Input Pulse Width	$t_{IN(MIN)ON}$		0.5	—	—	μs
	$t_{IN(MIN)OFF}$		0.5	—	—	μs
Dead Time of Input Signal	t_{DEAD}		1.5	—	—	μs
FOx Pin Pull-up Resistor	R_{FO}		3.3	—	22	kΩ
FOx Pin Pull-up Voltage	V_{FO}		3.0	—	5.5	V
FOx Pin Noise Filter Capacitor	C_{FO}		0.001	—	0.01	μF
VT Pin Pull-down Resistor[1]	R_{VT}		100	—	—	kΩ
VT Pin Pull-down Capacitor	C_{VT}		0.001	—	0.01	μF
Bootstrap Capacitor	C_{BOOT}		10	—	220	μF
Shunt Resistor[2]	R_S	$I_{OP} \leq 30$ A	18	—	—	mΩ
RC Filter Resistor[3]	R_O		—	—	100	Ω
RC Filter Capacitor	C_O		—	—	8200	pF
PWM Carrier Frequency	f_C		—	—	20	kHz

---

[1] Refers to a combined resistance with the input impedance of the microcontroller.

[2] Should be a low-inductance resistor.

[3] Requires the time constants that satisfy the following equation (see also Section 12.4.4): $R_O \times C_O < 0.82$ μs .

3. Electrical Characteristics

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); current coming out of the IC (sourcing) is negative current (−).

Unless specifically noted, T_A = 25 °C, V_{CC} = 15 V.

3.1. Characteristics of Control Parts

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power Supply Operation						
Logic Operation Start Voltage	$V_{CC(ON)}$	VCCx–COMx	10.5	11.5	12.5	V
	$V_{BS(ON)}$	VBx–HSx	10.5	11.5	12.5	V
Logic Operation Stop Voltage	$V_{CC(OFF)}$	VCCx–COMx	10.0	11.0	12.0	V
	$V_{BS(OFF)}$	VBx–HSx	10.0	11.0	12.0	V
Logic Supply Current	I_{CC}	VCC1 = VCC2 = VCC3, COM1 = COM2 = COM3; VCC pin current in 3-phase operation	—	3	—	mA
	I_{BS}	VBx–HSx = 15 V, HINx = 5 V; VBx pin current in 1-phase operation	—	110	—	μA
Input Signal						
High Level Input Threshold Voltage (HINx, LINx, FOx)	V_{IH}		—	2.0	2.5	V
Low Level Input Threshold Voltage (HINx, LINx, FOx)	V_{IL}		1.0	1.5	—	V
High Level Input Current (HINx, LINx)	I_{IH}	V_{IN} = 5 V	—	230	500	μA
Low Level Input Current (HINx, LINx)	I_{IL}	V_{IN} = 0 V	—	—	2	μA
Fault Signal Output						
FOx Pin Voltage at Fault Signal Output	V_{FOL}	V_{FO} = 5 V, R_{FO} = 10 kΩ	—	—	0.5	V
FOx Pin Voltage in Normal Operation	V_{FOH}	V_{FO} = 5 V, R_{FO} = 10 kΩ	4.8	—	—	V
Protection						
OCP Threshold Voltage	V_{TRIP}	OCPx–COMx	0.46	0.50	0.54	V
SCP Threshold Voltage	V_{SCPT}	LS2–COM2	—	2	—	V
OCP Blanking Time	$t_{BK(OCP)}$	V_{OCP} = 1.0 V	—	370	—	ns
SCP Blanking Time	$t_{BK(SCP)}$	V_{LS2} = 4.0 V	—	810	—	ns
OCP/SCP Hold Time	t_P		5	10	—	ms
Temperature Sensing Voltage[1][2]	V_T	$T_{J(MIC)}$ = 125 °C, V_{RT} = 100 kΩ	2.997	3.155	3.313	V
TSD Operating Temperature[2]	T_{DH}		135	150	165	°C
TSD Releasing Temperature[2]	T_{DL}		105	120	135	°C

[1] Determined by the junction temperature of the control parts, but not of the output transistors.

[2] Guaranteed by design.

3.2. Bootstrap Diode Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Bootstrap Diode Leakage Current	I_{LBD}	$V_R = 600$ V	—	—	10	μA
Bootstrap Diode Forward Voltage	V_{FB}	$I_{FB} = 0.15$ A	—	1.1	1.3	V
Bootstrap Diode Series Resistor	R_{BOOT}		17.6	22.0	26.4	Ω

3.3. Thermal Resistance Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Junction-to-Case Thermal Resistance[1]	$R_{(J-C)Q}$[2]	1 element operating (IGBT)	—	—	3.8	°C/W
	$R_{(J-C)F}$[3]	1 element operating (freewheeling diode)	—	—	5.0	°C/W

[1] Refers to a case temperature at the measurement point described in Figure 3-1, below.

[2] Refers to steady-state thermal resistance between the junction of the built-in transistors and the case. For transient thermal characteristics, see Section 15.4.

[3] Refers to steady-state thermal resistance between the junction of the built-in freewheeling diodes and the case.


Figure 3-1.   Case Temperature Measurement Point

3.4. Transistor Characteristics

Figure 3-2.   Switching Characteristics Definitions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Collector-to-Emitter Leakage Current	I_{CES}	V_{CE} = 600 V, V_{IN} = 0 V	—	—	1	mA
Collector-to-Emitter Saturation Voltage	$V_{CE(SAT)}$	I_C = 15 A, V_{IN} = 5 V	—	1.7	2.2	V
Diode Forward Voltage	V_F	I_F = 15 A, V_{IN} = 0 V	—	1.7	2.2	V
High-side Switching						
Diode Reverse Recovery Time	t_{rr}	V_{DC} = 300 V, I_C = 15 A, V_{IN} = 0→5 V or 5→0 V, T_J = 25 °C, inductive load	—	100	—	ns
Turn-on Delay Time	$t_{d(on)}$		—	570	—	ns
Rise Time	t_r		—	110	—	ns
Turn-off Delay Time	$t_{d(off)}$		—	1100	—	ns
Fall Time	t_f		—	100	—	ns
Low-side Switching						
Diode Reverse Recovery Time	t_{rr}	V_{DC} = 300 V, I_C = 15 A, V_{IN} = 0→5 V or 5→0 V, T_J = 25 °C, inductive load	—	100	—	ns
Turn-on Delay Time	$t_{d(on)}$		—	630	—	ns
Rise Time	t_r		—	120	—	ns
Turn-off Delay Time	$t_{d(off)}$		—	1100	—	ns
Fall Time	t_f		—	100	—	ns

4. Mechanical Characteristics

Parameter	Conditions	Min.	Typ.	Max.	Unit
Heatsink Mounting Screw Torque	*	0.588	—	0.784	N·m
Flatness of Heatsink Attachment Area	See Figure 4-1.	0	—	200	µm
Package Weight		—	10.8	—	g

* Requires using a metric screw of M3 and a plain washer of 7 mm (φ). For more on screw tightening, see Section 13.2.

Figure 4-1.　Flatness Measurement Position

5. Insulation Distance

Parameter	Conditions	Min.	Typ.	Max.	Unit
Clearance	Between heatsink* and leads. See Figure 5-1.	2.0	—	2.5	mm
Creepage		3.86	—	4.26	mm

* Refers to when a heatsink to be mounted is flat. If your application requires a clearance exceeding the maximum distance given above, use an alternative (e.g., a convex heatsink) that will meet the target requirement.

Figure 5-1.　Insulation Distance Definitions

6.   Truth Table

Table 6-1 is a truth table that provides the logic level definitions of operation modes.

In the case where HINx and LINx pin signals in each phase are high at the same time, the simultaneous on-state prevention sets both the high- and low-side transistors off.

After the IC recovers from a UVLO_VCC condition, the high- and low-side transistors resume switching, according to the input logic levels of the HINx and LINx signals (level-triggered).

After the IC recovers from a UVLO_VB condition, the high-side transistors resume switching at the next rising edge of an HINx signal (edge-triggered).

Table 6-1.   Truth Table for Operation Modes

| Mode	HINx	LINx	High-side Transistor	Low-side Transistor
Normal Operation	L	L	OFF	OFF
	H	L	ON	OFF
	L	H	OFF	ON
	H	H	OFF	OFF
Shutdown Signal Input FO1/FO2/FO3 = L	L	L	OFF	OFF
	H	L	OFF	OFF
	L	H	OFF	OFF
	H	H	OFF	OFF
Undervoltage Lockout for High-side Power Supply (UVLO_VB)	L	L	OFF	OFF
	H	L	OFF	OFF
	L	H	OFF	ON
	H	H	OFF	OFF
Undervoltage Lockout for Low-side Power Supply (UVLO_VCC) [1]	L	L	OFF	OFF
	H	L	OFF	OFF
	L	H	OFF	OFF
	H	H	OFF	OFF
Overcurrent Protection (OCP) [1]	L	L	OFF	OFF
	H	L	OFF	OFF
	L	H	OFF	OFF
	H	H	OFF	OFF
Short Circuit Protection (SCP) [2]	L	L	OFF	OFF
	H	L	OFF	OFF
	L	H	OFF	OFF
	H	H	OFF	OFF
Thermal Shutdown (TSD) [1]	L	L	OFF	OFF
	H	L	OFF	OFF
	L	H	OFF	OFF
	H	H	OFF	OFF

[1] Provided for only the U- and W-phases.

[2] Provided for only the V-phases.

7. Block Diagram

8.   Pin Configuration Definitions

Top View

Pin Number	Pin Name	Description
1	FO1	U-phase fault signal output and shutdown signal input
2	OCP1	Input for U-phase overcurrent protection
3	LIN1	Logic input for U-phase low-side gate driver
4	COM1	U-phase logic ground
5	HIN1	Logic input for U-phase high-side gate driver
6	VCC1	U-phase logic supply voltage input
7	VB1	U-phase high-side floating supply voltage input
8	HS1	U-phase high-side floating supply ground
9	FO2	V-phase fault signal output and shutdown signal input
10	VT	Temperature sensing voltage output
11	LIN2	Logic input for V-phase low-side gate driver
12	COM2	V-phase logic ground
13	HIN2	Logic input for V-phase high-side gate driver
14	VCC2	V-phase logic supply voltage input
15	VB2	V-phase high-side floating supply voltage input
16	HS2	V-phase high-side floating supply ground
17	FO3	W-phase fault signal output and shutdown signal input
18	OCP3	Input for W-phase overcurrent protection
19	LIN3	Logic input for W-phase low-side gate driver
20	COM3	W-phase logic ground
21	HIN3	Logic input for W-phase high-side gate driver
22	VCC3	W-phase logic supply voltage input
23	VB3	W-phase high-side floating supply voltage input
24	HS3	W-phase high-side floating supply ground
25	VBB	Positive DC bus supply voltage
26	W	W-phase output
27	LS3	W-phase IGBT emitter
28	VBB	(Pin trimmed) positive DC bus supply voltage
29	V	V-phase output
30	LS2	V-phase IGBT emitter and SCP detection
31	VBB	(Pin trimmed) positive DC bus supply voltage
32	U	U-phase output
33	LS1	U-phase IGBT emitter

9. Typical Applications

CR filters and Zener diodes should be added to your application as needed. This is to protect each pin against surge voltages causing malfunctions, and to avoid the IC being used under the conditions exceeding the absolute maximum ratings where critical damage is inevitable. Then, check all the pins thoroughly under actual operating conditions to ensure that your application works flawlessly.


Figure 9-1. Typical Application Using a Single Shunt Resistor

Figure 9-2.   Typical Application Using Three Shunt Resistors

10. Physical Dimensions

● **DIP33** (LF2551)

NOTES:
● Dimensions in millimeters
● Maximum gate burr height is 0.3 mm.
● Pb-free (RoHS compliant)
● Ejector pin marks left on the branding side include "◯" and "◎".

● **Reference PCB Hole Sizes**

$\phi\, 1.1$

$\phi\, 1.4$

Pins 1 to 24   Pins 25 to 33

11. Marking Diagram

25   33

Branding Side

24

1

25   33

SK
JAPAN   SCM1272MA   YMDD

Control Symbol

Lot Number:
  Y is the last digit of the year of manufacture (0 to 9)
  M is the month of the year (1 to 9, O, N, or D)
  DD is the day of the month (01 to 31)

24   1

Part Number

12. Functional Descriptions

All the characteristic values given in this section are typical values, unless they are specified as minimum or maximum.

For pin descriptions, this section employs a notation system that denotes a pin name with the arbitrary letter "x", depending on context. The U-, V-, and W-phases are represented as the pin numbers 1, 2, and 3, respectively. Thus, "the VBx pin" is used when referring to any or all of the VB1, VB2, and VB3 pins. Also, when different pin names are mentioned as a pair (e.g., "the VBx and HSx pins"), they are meant to be the pins in the same phase.

12.1. Turning On and Off the IC

The procedures listed below provide recommended startup and shutdown sequences. To turn on the IC properly, do not apply any voltage on the VBB, HINx, and LINx pins until the VCCx pin voltage has reached a stable state ($V_{CC(ON)} \geq 12.5$ V). It is required to fully charge bootstrap capacitors, C_{BOOTx}, at startup (see Section 12.2.2).

To turn off the IC, set the HINx and LINx pins to logic low (or "L"), and then decrease the VCCx pin voltage.

12.2. Pin Descriptions

12.2.1. U, V, and W

These pins are the outputs of the three phases, and serve as the connection terminals to the 3-phase motor. The U, V, and W pins are internally connected to the HS1, HS2, and HS3 pins, respectively.

12.2.2. VB1, VB2, and VB3

These are the inputs of the high-side floating power supplies for the individual phases.

Voltages across the VBx and HSx pins should be maintained within the recommended range (i.e., the Logic Supply Voltage, V_{BS}) given in Section 2.

In each phase, a bootstrap capacitor, C_{BOOTx}, should be connected between the VBx and HSx pins. For proper startup, turn on the low-side transistor first, then fully charge the bootstrap capacitor, C_{BOOTx}. For the capacitance of the bootstrap capacitors, C_{BOOTx}, choose the values that satisfy Equations (1) and (2). Note that capacitance tolerance and DC bias characteristics must be taken into account when you choose appropriate values for C_{BOOTx}.

$$C_{BOOT} (\mu F) > 800 \times t_{L(OFF)} (s) \tag{1}$$

$$10\ \mu F \leq C_{BOOTx} \leq 220\ \mu F \tag{2}$$

In Equation (1), let $t_{L(OFF)}$ be the maximum off-time of the low-side transistor (i.e., the non-charging time of C_{BOOTx}), measured in seconds.

Even while the high-side transistor is off, voltage across the bootstrap capacitor keeps decreasing due to power dissipation in the IC. When the VBx pin voltage decreases to $V_{BS(OFF)}$ or less, the high-side undervoltage lockout (UVLO_VB) starts operating (see Section 12.4.3.1). Therefore, actual board checking should be done thoroughly to validate that voltage across the VBx pin maintains over 12.0 V ($V_{BS} > V_{BS(OFF)}$) during a low-frequency operation such as a startup period.

As Figure 12-1 shows, a bootstrap diode, D_{BOOTx}, and a current-limiting resistor, R_{BOOTx}, are internally placed in series between the VCCx and VBx pins. Time constant for the charging time of C_{BOOTx}, τ, can be computed by Equation (3):

$$\tau = C_{BOOTx} \times R_{BOOTx}, \tag{3}$$

where C_{BOOTx} is the optimized capacitance of the bootstrap capacitor, and R_{BOOTx} is the resistance of the current-limiting resistor ($22\ \Omega \pm 20\%$).


Figure 12-1.　Bootstrap Circuit

Figure 12-2 shows an internal level-shifting circuit. A high-side output signal, HOx, is generated according to an input signal on the HINx pin. When an input signal on the HINx pin transits from low to high (rising edge), a "Set" signal is generated. When the HINx input signal transits from high to low (falling edge), a "Reset" signal is generated. These two signals are then transmitted to the high-side by the level-shifting circuit and are input to the SR flip-flop circuit. Finally, the SR flip-flop circuit feeds an output signal, Q (i.e., HOx).

Figure 12-3 is a timing diagram describing how noise or other detrimental effects will improperly influence the

level-shifting process. When a noise-induced rapid voltage drop between the VBx and HSx pins ("VBx–HSx") occurs after the Set signal generation, the next Reset signal cannot be sent to the SR flip-flop circuit. And the state of an HOx signal stays logic high (or "H") because the SR flip-flop does not respond. With the HOx state being held high (i.e., the high-side transistor is in an on-state), the next LINx signal turns on the low-side transistor and causes a simultaneously-on condition, which may result in critical damage to the IC.

To protect the VBx pin against such a noise effect, add a bootstrap capacitor, C_{BOOTx}, in each phase. C_{BOOTx} must be placed near the IC and be connected between the VBx and HSx pins with a minimal length of traces.

To use an electrolytic capacitor, add a 0.01 µF to 0.1 µF bypass capacitor, C_{Px}, in parallel near these pins used for the same phase.

Figure 12-2.   Internal Level-shifting Circuit

Figure 12-3.   Waveforms at VBx–HSx Voltage Drop

12.2.3. HS1, HS2, and HS3

These pins are the grounds of the high-side floating power supplies for each phase, and are connected to the negative nodes of bootstrap capacitors, C_{BOOTx}. The HS1, HS2, and HS3 pins are internally connected to the U, V, and W pins, respectively.

12.2.4. VCC1, VCC2, and VCC3

These are the logic supply pins for the built-in control MICs. The VCC1, VCC2, and VCC3 pins must be externally connected on a PCB because they are not internally connected. To prevent malfunction induced by supply ripples or other factors, put a 0.01 µF to 0.1 µF ceramic capacitor, C_{VCCx}, near these pins. To prevent damage caused by surge voltages, put an 18 V to 20 V Zener diode, DZ, between the VCCx and COMx pins.

Voltages to be applied between the VCCx and COMx pins should be regulated within the recommended operational range of V_{CC}, given in Section 2.

12.2.5. COM1, COM2, and COM3

These are the logic ground pins for the built-in control MICs. For proper control, the control parts in each phase must be connected to the corresponding ground pin. The COM1, COM2, and COM3 pins should be connected externally on a PCB because they are not internally connected. Varying electric potential of the logic ground can be a cause of improper operations. Therefore, connect the logic ground as close and short as possible to a shunt resistor, R_S, at a single-point ground (or star ground) which is separated from the power ground (see Figure 12-4). Moreover, extreme care should be taken in designing a PCB so that currents from the power ground do not affect the COMx pin.


Figure 12-4.   Connections to Logic Ground

12.2.6. HIN1, HIN2, and HIN3;
LIN1, LIN2, and LIN3

These are the logic supply pins for the built-in control MICs. The HINx pin acts as a high-side controller; the LINx pin acts as a low-side controller. Figure 12-5 shows an internal circuit diagram of the HINx or LINx pin. This is a CMOS Schmitt trigger circuit with a built-

in 22 kΩ pull-down resistor, and its input logic is active high.

Input signals across the HINx-COMx and the LINx-COMx pins in each phase should be set within the ranges provided in Table 12-1, below. Note that dead time setting must be done for HINx and LINx signals because the IC does not have a dead time generator.

The higher PWM carrier frequency rises, the more switching loss increases. Hence, the PWM carrier frequency must be set so that operational case temperatures and junction temperatures have sufficient margins against the absolute maximum ranges, specified in Section 1.

If the signals from the microcontroller become unstable, the IC may result in malfunctions. To avoid this event, the outputs from the microcontroller output line should not be high impedance. Also, if the traces from the microcontroller to the HINx or LINx pin (or both) are too long, the traces may be interfered by noise. Therefore, it is recommended to add an additional filter or a pull-down resistor near the HINx or LINx pin as needed (see Figure 12-6).

Here are filter circuit constants for reference:

R_{IN1x}: 33 Ω to 100 Ω

R_{IN2x}: 1 kΩ to 10 kΩ

C_{INx}: 100 pF to 1000 pF

Care should be taken in adding R_{IN1x} and R_{IN2x} to the traces. When they are connected to each other, the input voltage of the HINx and LINx pins becomes slightly lower than the output voltage of the microcontroller.

Table 12-1.   Input Signals for HINx and LINx Pins

| Parameter	High Level Signal	Low Level Signal
Input Voltage	3 V < V_{IN} < 5.5 V	0 V < V_{IN} < 0.5 V
Input Pulse Width	≥0.5 µs	≥0.5 µs
PWM Carrier Frequency	≤20 kHz	
Dead Time	≥1.5 µs	

Figure 12-5.   Internal Circuit Diagram of HINx or LINx Pin

Figure 12-6.   Filter Circuit for HINx or LINx Pin

12.2.7. VBB

This is the input pin for the main supply voltage, i.e., the positive DC bus. All of the IGBT collectors of the high-side are connected to this pin. Voltages between the VBB and COMx pins should be set within the recommended range of the main supply voltage, V_{DC}, given in Section 2.

To suppress surge voltages, put a 0.01 µF to 0.1 µF bypass capacitor, C_S, near the VBB pin and an electrolytic capacitor, C_{DC}, with a minimal length of PCB traces to the VBB pin.

12.2.8. LS1, LS2, and LS3

These are the emitter pins of the low-side IGBTs and are externally connected to a shunt resistor, R_S. The LS2 pin also serves as the overcurrent detector when a short circuit occurs in the V-phase. Section 12.4.5 describes the SOP function in detail.

When connecting a shunt resistor, use a resistor with low inductance, and place it as near as possible to the IC with a minimum length of traces to the LSx and COMx pins. Otherwise, malfunction may occur because a longer circuit trace increases its inductance and thus increases its susceptibility to improper operations. In applications where long PCB traces are required, add a fast recovery diode, D_{RS}, between the LSx and COMx pins in order to prevent the IC from malfunctioning.


Figure 12-7.   Connections to LSx Pin

12.2.9. OCP1 (U-phase) and OCP3 (W-phase)

These pins serve as the inputs of the overcurrent protection (OCP) for monitoring the currents going through the output transistors of the U- and W-phases. Section 12.4.4 provides further information about the OCP circuit configuration and its mechanism.

12.2.10. FO1, FO2, and FO3

These pins operate as the fault signal outputs and shutdown signal inputs for each phase. Sections 12.4.1 and 12.4.2 explain the two functions in detail, respectively.

Figure 12-8 illustrates an internal circuit diagram of the FOx pin and its peripheral circuit. Because of its open-drain nature, each of the FOx pins should be tied by a pull-up resistor, R_{FO}, to the external power supply. The external power supply voltage (i.e., the FOx Pin Pull-up Voltage, V_{FO}) should range from 3.0 V to 5.5 V. The filter capacitor of the FOx pin, C_{FO}, should have a capacitance of ≤0.01 µF.

Figure 12-10 shows a relation between the FOx pin voltage and the pull-up resistor, R_{FO}. When the pull-up resistor, R_{FO}, has a too small resistance, the FOx pin voltage at fault signal output becomes high due to the on-resistance of a built-in MOSFET, Q_{FOx} (Figure 12-8). Therefore, it is recommended to use a 3.3 kΩ to 22 kΩ pull-up resistor when the Low Level Input Threshold Voltage of the microcontroller, V_{IL}, is set to 1.0 V.

To suppress noise, add a filter capacitor, C_{FO}, near the IC with minimizing a trace length between the FOx and COMx pins. Note that, however, this additional filtering allows a delay time to occur, as seen in Figure 12-9. The delay time is a period of time which starts when the IC receives a fault flag turning on the internal MOSFET, Q_{FOx}, and continues until when the FOx pin reaches its threshold voltage (V_{IL}) of 1.0 V or below (put simply, until the time when the IC detects a low state, "L"). The following are graphs depicting the relations between C_{FO} and the FOx pin delay time: Figure 12-11 shows the FO1 or FO3 pin delay time, $t_{D(FO)}$; Figure 12-12 shows the FO2 pin delay time, $t_{D(FO)2}$. For avoiding repeated OCP activations, the external microcontroller must shut off any input signals to the IC within a fixed hold time, t_P, after the internal MOSFET (Q_{FOx}) turn-on. t_P is 5 ms where minimum values of thermal characteristics are taken into account (for more details, see Section 12.4.4). When V_{IL} = 1.0 V, the reference value of C_{FO} is 0.001 µF to 0.01 µF.

Motor operation must be controlled by the external microcontroller so that it can immediately stop the motor when fault signals are detected. To resume the motor operation thereafter, set the motor to be resumed after a lapse of ≥2 seconds.


Figure 12-8. Internal Circuit Diagram of FOx Pin and Its Peripheral Circuit


Figure 12-9. FOx Pin Delay Time, $t_{D(FO)}$

Figure 12-10. Fault Signal Voltage vs. Pull-up Resistor, R_{FO}

Figure 12-11. Filter Capacitor, C_{FO} vs. FO1/FO3 Pin Delay Time, $t_{D(FO)}$

Figure 12-12.   Filter Capacitor, C_{FO} vs. FO2 Pin Delay Time, $t_{D(FO)2}$

12.2.11.   VT

This pin outputs temperature sensing voltages. The external microcontroller can monitor the junction temperature of the internal control IC, not of the output transistors, with the VT pin. For more details, see Section 12.3.

12.3. Temperature Sensing Function

The microcontroller can monitor the junction temperature of the internal control IC, through temperature sensing voltages that the VT pin outputs. The SCM1272MA does not include any protections against overtemperature, such as an IC shutdown or a fault flag. Therefore, the IC must be set to stop its operation as it detects an abnormal heating state with temperature sensing voltages. A typical example is turning off input signals from the microcontroller. Figure 12-14 shows a relation between the VT pin voltage and temperature. Table 12-2 and Table 12-3 provide the details of variations found in Figure 12-14.

Temperature sensing voltages may exceed 3.0 V, causing permanent damage to the IC in the worst case. To protect the parts connected to the VT pin such as the microcontroller, add a clamp diode, D_{VT}, between the microcontroller power supply and the VT pin (see Figure 12-13).


Figure 12-14.   VT Pin Voltage, V_T vs. Internal Control IC Junction Temperature, $T_{J(MIC)}$ (Design Value)

Table 12-2. $T_{J(MIC)}$ Variation on VT Pin Voltage (Design Value)

VT Pin Voltage (V)	$T_{J(MIC)}$ (°C)
1.30	50 ± 4
3.15	125 ± 3

Table 12-3.   VT Pin Voltage Variation on $T_{J(MIC)}$ (Design Value)

$T_{J(MIC)}$ (°C)	VT Pin Voltage (V)
50	1.30 ± 0.10
125	3.15 ± 0.07

Figure 12-13.   VT Pin Peripheral Circuit

12.4. Protection Functions

This section describes the various protection circuits provided in the SCM1272MA. The protection circuits include the undervoltage lockout for power supplies (UVLO), the simultaneous on-state prevention, the overcurrent protection (OCP), the short circuit protection (SCP), and the thermal shutdown (TSD). In case one or more of these protection circuits are activated, the Fox pin outputs a fault signal; as a result, the external microcontroller can stop the operations of the three phases by receiving the fault signal. The external microcontroller can also shut down IC operations by inputting a fault signal to the Fox pin. In the following functional descriptions, "Hox" denotes a gate input signal on the high-side transistor, whereas "Lox" denotes a gate input signal on the low-side transistor (see also the diagram in Section 7). "VBx–HSx" refers to the voltages between the VBx and HSx pins.

12.4.1. Fault Signal Output

In case one or more of the following protections are actuated, an internal transistor, Q_{Fox}, turns on, then the Fox pin becomes logic low (≤ 0.5 V). The FO1, FO2, and FO3 pins must be all connected by external traces.

1) Low-side undervoltage lockout (UVLO_VCC)
2) Short circuit protection (SCP)
3) Overcurrent protection (OCP)
4) Simultaneous on-state prevention
5) Thermal shutdown (TSD)

While the Fox pin is in the low state, the high- and low-side transistors of each phase turn off. In normal operation, the Fox pin outputs a high signal of about 5 V. The fault signal output time of the Fox pin at OCP activation is the hold time, $t_P = 10$ ms (typ.), fixed by a built-in feature of the IC itself (see Section 12.4.4). The external microcontroller receives the fault signals with its interrupt pin (INT), and must be programmed to put the HINx and LINx pins to logic low within the predetermined hold time, t_P. To resume motor operations thereafter, set the motor to be resumed after a lapse of ≥ 2 seconds.

12.4.2. Shutdown Signal Input

The Fox pin also acts as the input pin of shutdown signals. When the Fox pin becomes logic low, the high- and low-side transistors of each phase turn off.

The voltages and pulse widths of shutdown signals should be set as listed in Table 12-4.

The FO1, FO2, and FO3 pins must be all connected, as shown in Figure 12-15. If an abnormal condition is detected by either the U- or W-phase MIC, the high- and low-side transistors of all phases turn off.

Table 12-4. Shutdown Signals

| Parameter	High Level Signal	Low Level Signal
Input Voltage	3 V < V_{IN} < 5.5 V	0 V < V_{IN} < 0.5 V
Input Pulse Width	≥ 3.0 μs	≥ 3.0 μs

Figure 12-15. All-phase Shutdown Circuit

12.4.3. Undervoltage Lockout for Power Supply (UVLO)

In case the gate-driving voltages of the output transistors decrease, their steady-state power dissipations increase. This overheating condition may cause permanent damage to the IC in the worst case. To prevent this event, the SCM1272MA has the undervoltage lockout (UVLO) circuits for both of the high- and low-side power supplies.

12.4.3.1. Undervoltage Lockout for High-side Power Supply (UVLO_VB)

Figure 12-16 shows operational waveforms of the undervoltage lockout for high-side power supply (i.e., UVLO_VB).

When the voltage between the VBx and HSx pins (VBx–HSx) decreases to the Logic Operation Stop Voltage ($V_{BS(OFF)} = 11.0$ V) or less, the UVLO_VB circuit in the corresponding phase gets activated and sets an Hox signal to logic low.

When the voltage between the VBx and HSx pins increases to the Logic Operation Start Voltage ($V_{BS(ON)} = 11.5$ V) or more, the IC releases the UVLO_VB condition. Then, the Hox signal becomes logic high at the rising edge of the first input command after the UVLO_VB release. Any fault signals are not output from the Fox pin during the UVLO_VB operation. In addition, the VBx pin has an internal UVLO_VB filter of about 3 μs, in order to prevent noise-induced malfunctions.

Figure 12-16.   UVLO_VB Operational Waveforms

12.4.3.2.   Undervoltage Lockout for Low-side Power Supply (UVLO_VCC)

The VCC1 and VCC3 pins (i.e., the U- and W-phases) have the VCC pin undervoltage lockout (UVLO_VCC) circuits for low-side power supply, respectively.

The description hereafter provides the UVLO_VCC operation of the VCC1 pin (U-phase), which is also applicable to the VCC3 pin (W-phase). As Figure 12-17 shows, when the VCC1 pin voltage decreases to the Logic Operation Stop Voltage ($V_{CC(OFF)}$ = 11.0 V) or less, the UVLO_VCC circuit in the U-phase gets activated and sets both of HO1 and LO1 signals to logic low. When the VCC1 pin voltage increases to the Logic Operation Start Voltage ($V_{CC(ON)}$ = 11.5 V) or more, the IC releases the UVLO_VCC operation. Then it resumes transmitting the HO1 and LO1 signals according to input commands on the HIN1 and LIN1 pins. During the UVLO_VCC operation, the FO1 pin becomes logic low and sends fault signals. In addition, the VCC1 pin has an internal UVLO_VCC filter of about 3 µs, in order to prevent noise-induced malfunctions.

The VCC2 pin (i.e., the V-phase) does not have the UVLO_VCC circuit; therefore, the VCC2 pin must be externally connected to the VCC1 and VCC2 pins on a PCB. Moreover, the FO1, FO2, and FO3 pins must be externally connected on a PCB so that the IC can turn off all the output transistors upon UVLO_VCC activation. This circuit configuration allows the FO2 pin to detect a fault signal and the IC to put the V-phase gate

outputs (HO2 and LO2) into logic low, even when the VCC1 or VCC3 pin detects a UVLO condition (see Figure 12-18). Note that the FO2 pin has an internal filter of $t_{FIL(FO2)}$ = 300 ns.


Figure 12-17.   UVLO_VCC Operational Waveforms (U- or W-phase)

Figure 12-18.   UVLO_VCC Operational Waveforms (V-phase)

12.4.4. Overcurrent Protection (OCP)

The OCP1 and OCP3 pins (i.e., the U- and W-phases) have the overcurrent protection (OCP) circuits, respectively. Figure 12-19 is an internal circuit diagram describing the OCPx pin and its peripheral circuit.

The OCPx pin detects overcurrents with voltage across an external shunt resistor, R_S. Because the OCPx pin is internally pulled down, the OCPx pin voltage increases proportionally to a rise in the current running through the shunt resistor, R_S.

Figure 12-19.   Internal Circuit Diagram of OCPx Pin and Its Peripheral Circuit

Figure 12-20 shows operational waveforms when the OCP1 or OCP3 pin detects an overcurrent condition. When the OCP1 or OCP3 pin voltage increases to the OCP Threshold Voltage (V_{TRIP} = 0.50 V) or more, and remains in this condition for a period of the OCP Blanking Time ($t_{BK(OCP)}$ = 370 ns) or longer, the corresponding OCP circuit is activated. When an internal delay time ($t_{D(OCP)}$ = 0.3 μs) has elapsed after the OCP activation, the enabled OCP circuit shuts off the corresponding output transistors and puts the FO1 or FO3 pin into a low state. Then, output current decreases as a result of the output transistor turn-offs. Even if the OCP1 or OCP3 pin voltage falls below V_{TRIP}, the IC holds the FO1 or FO3 pin in the low state for a fixed hold time, t_P = 10 ms. Then, the output transistors operate according to input signals.

Because the V-phase control circuit is built without OCP, an overcurrent signal from the V-phase must be input to the U- or V-phase OCP detector (i.e., the OCP1 or OCP3 pin) so that they can detect it as a V-phase OCP signal. Moreover, the FO1, FO2, and FO3 pins must be externally connected on a PCB so that the IC can turn off all the output transistors upon OCP activation. This circuit configuration allows the FO2 pin to detect a fault signal and the IC to put the V-phase gate outputs (HO2 and LO2) into logic low, even when the OCP1 or OCP3 pin detects an OCP condition (see Figure 12-21). Note that the FO2 pin has an internal

filter of $t_{FIL(FO2)}$ = 300 ns.

A turn-off delay time of the V-phase output transistors depends on the capacitance of the Fox pin capacitor, C_{FO}. If the delay time is too long, the output transistors may be destroyed due to overcurrent. Thus, the value of C_{FO} must be set to ≤0.01 μF.


Figure 12-20.   OCP Operational Waveforms (U- or W-phase)

Figure 12-21.   OCP Operational Waveforms (V-phase)

The OCP is used for detecting abnormal conditions, such as an output transistor shorted. In case short-circuit conditions occur repeatedly, the output transistors can be destroyed. To prevent such event, motor operation must be controlled by the external microcontroller so that it can immediately stop the motor when fault signals are detected.

The external microcontroller receives the fault signals with its interrupt pin (INT), and must be programmed to put the HINx and LINx pins to logic low within the predetermined hold time, t_P. To resume motor operations thereafter, set the motor to be resumed after a lapse of ≥2 seconds.

For proper shunt resistor setting, your application must meet the following:

● Use the shunt resistor that has a recommended resistance, R_S (see Section 2).
● Set the OCPx pin input voltage to vary within the rated OCPx pin voltages, V_{OCP} (see Section 1).
● Keep the current through the output transistors below the rated output current (pulse), I_{OP} (see Section 1).

It is required to use a resistor with low internal inductance because high-frequency switching current will flow through the shunt resistor, R_S. In addition, choose a resistor with allowable power dissipation according to your application.

When you connect a CR filter (i.e., a pair of a filter resistor, R_O, and a filter capacitor, C_O) to the OCPx pin, care should be taken in setting the time constants of R_O and C_O. The larger the time constant, the longer the time that the OCPx pin voltage rises to V_{TRIP}. And this may cause permanent damage to the transistors. Consequently, a propagation delay of the IC must be taken into account when you determine the time constants. For R_O and C_O, their time constants must be set to ≤0.82 µs. The filter capacitor, C_O, should also be placed near the IC, between the OCPx and COMx pins with a minimal length of traces.

Note that overcurrents are undetectable when one or more of the U, V, and W pins or their traces are shorted to ground (ground fault). In case any of these pins falls into a state of ground fault, the output transistors may be destroyed.

12.4.5. Short Circuit Protection (SCP)

The LS2 pin (i.e., the V-phase) has the short circuit protection (SCP) circuit. When the LS2 pin voltage increases to the SCP Threshold Voltage (V_{SCPT} = 2 V) or more along with a large current through R_S, and remains in this condition for the SCP Blanking Time ($t_{BK(SCP)}$ = 810 ns) or more, the SCP circuit gets activated. When an internal delay time ($t_{D(SCP)}$ = 0.9 µs) has elapsed after the SCP activation, the enabled SCP circuit shuts off the V-phase output transistors and puts the FO2 pin into a low state. Then, output current decreases as a result of the output transistor turn-offs. Even if the LS2

pin voltage falls below V_{SCPT}, the IC holds the FO2 pin in the low state for a fixed hold time, t_P = 10 ms. Then, the output transistors operate according to input signals.


Figure 12-22.   SCP Operational Waveforms (V-phase)

12.4.6. Simultaneous On-state Prevention

In case both of the HINx and LINx pins receive logic high signals at once, the high- and low-side transistors turn on at the same time, causing overcurrents to pass through. As a result, the switching transistors will be destroyed. To prevent this event, the simultaneous on-state prevention circuit is built into each of the MICs. Note that incorrect command input and noise interference are also largely responsible for such a simultaneous-on condition. Figure 12-23 shows operational waveforms of the simultaneous on-state prevention.


Figure 12-23.   Operational Waveforms of

Simultaneous On-state Prevention

When logic high signals are asserted on the HINx and LINx pins at once, as in Figure 12-23, this function gets activated and turns the high- and low-side transistors off. Then, while the function is being enabled, the Fox pin becomes logic low and sends fault signals. After the IC comes out of the simultaneous on-state condition, "Hox" and "Lox" start responding in accordance with HINx and LINx input commands again.

To prevent noise-induced malfunctions, the simultaneous on-state prevention circuit has a filter of about 0.8 μs. Note that this function does not have any of dead-time programming circuits. Therefore, input signals to the HINx and LINx pins must have proper dead times as defined in Section 12.2.6.

12.4.7. Thermal Shutdown (TSD)

The SCM1272MA incorporates the thermal shutdown (TSD) circuits in the U- and W-phase MICs, respectively (see Section 7). Each TSD circuit protects the IC from overheating, such as increased power dissipation due to overload, or elevated ambient temperature at the device. When the temperature of any one of the U- and W-phase MICs exceeds the TSD Operating Temperature ($T_{DH} = 150$ °C) due to such overheating, the corresponding TSD circuit is activated. During the TSD operation, the IC turns off the high- and low-side output transistors in the corresponding phase and outputs a fault signal (see Figure 12-24).

Figure 12-24.   TSD Operational Waveforms (U- or W-phase)

When the temperature of the corresponding MIC decreases to the TSD Releasing Temperature

($T_{DL} = 120$ °C) or less thereafter, the shutdown condition is released. The output transistors then resume operating according to input signals. The FO1, FO2, and FO3 pins must be externally connected on a PCB so that the IC can turn off all the output transistors upon TSD activation. Also note that junction temperatures of the output transistors themselves are not monitored; therefore, do not use the TSD function as an overtemperature prevention for the output transistors.

13.   Design Notes

This section also employs the notation system described in the beginning of the previous section.

13.1.   PCB Pattern Layout

Figure 13-1 shows a schematic diagram of a motor drive circuit. The circuit consists of current paths having high frequencies and high voltages, which also bring about negative influences on IC operation, noise interference, and power dissipation. Therefore, PCB trace layouts and component placements play an important role in circuit designing. Current loops, which have high frequencies and high voltages, should be as small and wide as possible, in order to maintain a low-impedance state. In addition, ground traces should be as wide and short as possible so that radiated EMI levels can be reduced.


Figure 13-1.   High-frequency, High-voltage Current Paths

13.2. Considerations in Heatsink Mounting

The following are the key considerations and the guidelines for mounting a heatsink:

● Be sure to use a metric screw of M3 and a plain washer of 7 mm (φ). To tighten the screws, use a torque screwdriver. Tighten the two screws firstly up to about 30% of the maximum screw torque, then finally up to 100% of the prescribed maximum screw torque. Perform appropriate tightening within the range of screw torque defined in Section 4

● When mounting a heatsink, it is recommended to use silicone greases. If a thermally conductive sheet or an electrically insulating sheet is used, package cracks may be occurred due to creases at screw tightening. Therefore, you should conduct thorough evaluations before using these materials.

● When applying a silicone grease, make sure that there are no foreign substances between the IC and a heatsink. Extreme care should be taken not to apply a silicone grease onto any device pins as much as possible. The following requirements must be met for proper grease application:

  − Grease thickness: 100 µm
  − Heatsink flatness: ±100 µm
  − Apply a silicone grease within the area indicated in Figure 13-2, below.

Figure 13-2. Reference Application Area for Thermal Silicone Grease

13.3. Considerations in IC Characteristics Measurement

When measuring the breakdown voltage or leakage current of the transistors incorporated in the IC, note that the gate and emitter of each transistor should have the same potential. Moreover, care should be taken during the measurement because the collectors of the high-side transistors are all internally connected to the VBB pin.

The output (U, V, and W) pins are connected to the emitters of the corresponding high-side transistors, whereas the LSx pins are connected to the emitters of the low-side transistors. The gates of the high-side transistors are pulled down to the corresponding output (U, V, and W) pins; similarly, the gates of the low-side

transistors are pulled down to the COMx pins.

When measuring the breakdown voltage or leakage current of the transistors incorporated in the IC, note that all of the output (U, V, and W), LSx, and COMx pins must be appropriately connected. Otherwise, the switching transistors may result in permanent damage.

The following are circuit diagrams representing typical measurement circuits for breakdown voltage: Figure 13-3 shows the high-side transistor (Q_{1H}) in the U-phase; Figure 13-4 shows the low-side transistor (Q_{1L}) in the U-phase. And all the pins that are not represented in these figures are open.

Before conducting a measurement, be sure to isolate the ground of the to-be-measured phase from those of other two phases not to be measured. Then, in each of the two phases, which are separated not to be measured, connect the LSx and COMx pins each other at the same potential, and leave them unused and floated.


Figure 13-3. Typical Measurement Circuit for High-side Transistor (Q_{1H}) in U-phase

Figure 13-4. Typical Measurement Circuit for Low-side Transistor (Q_{1L}) in U-phase

14. Calculating Power Losses and Estimating Junction Temperature

This section describes the procedures to calculate power losses in a switching transistor, and to estimate a junction temperature. Note that the descriptions listed here are applicable to the SCM1272MA, which is controlled by a 3-phase sine-wave PWM driving strategy. Total power loss in an IGBT can be obtained by taking the sum of steady-state loss, P_{ON}, and switching loss, P_{SW}. The following subsections contain the mathematical procedures to calculate the power losses in an IGBT and its junction temperature.

For quick and easy references, we offer calculation support tools online. Please visit our website to find out more.

- DT0051: SCM1272MA Calculation Tool
  https://www.semicon.sanken-ele.co.jp/en/calc-tool/igbt1_caltool_en.html

14.1. IGBT Steady-state Loss, P_{ON}

Steady-state loss in an IGBT can be computed by using the $V_{CE(SAT)}$ vs. I_C curves, listed in Section 15.2.1. As expressed by the curves in Figure 14-1, a linear approximation at a range the I_C is actually used is obtained by: $V_{CE(SAT)} = \alpha \times I_C + \beta$.

The values gained by the above calculation are then applied as parameters in Equation (4), below. Hence, the equation to obtain the IGBT steady-state loss, P_{ON}, is:

$$P_{ON} = \frac{1}{2\pi} \int_0^\pi V_{CE(SAT)}(\varphi) \times I_C(\varphi) \times DT \times d\varphi$$

$$= \frac{1}{2}\alpha \left(\frac{1}{2} + \frac{4}{3\pi} M \times \cos\theta\right) I_M{}^2$$
$$+ \frac{\sqrt{2}}{\pi}\beta \left(\frac{1}{2} + \frac{\pi}{8} M \times \cos\theta\right) I_M . \quad (4)$$

Where:
 $V_{CE(SAT)}$ is the collector-to-emitter saturation voltage of the IGBT (V),
 I_C is the collector current of the IGBT (A),
 DT is the duty cycle, which is given by

$$DT = \frac{1 + M \times \sin(\varphi + \theta)}{2},$$

 M is the modulation index (0 to 1),
 $\cos\theta$ is the motor power factor (0 to 1),
 I_M is the effective motor current (A),
 α is the slope of the linear approximation in the $V_{CE(SAT)}$ vs. I_C curve, and
 β is the intercept of the linear approximation in the

$V_{CE(SAT)}$ vs. I_C curve.

Figure 14-1.   Linear Approximate Equation of $V_{CE(SAT)}$ vs. I_C

14.2. IGBT Switching Loss, P_{SW}

Switching loss in an IGBT, P_{SW}, can be calculated by Equation (5), letting I_M be the effective current value of the motor:

$$P_{SW} = \frac{\sqrt{2}}{\pi} \times f_C \times \alpha_E \times I_M \times \frac{V_{DC}}{300} . \quad (5)$$

Where:
 f_C is the PWM carrier frequency (Hz),
 V_{DC} is the main power supply voltage (V), i.e., the VBB pin input voltage, and
 α_E is the slope of the switching loss curve (see Section 15.2.2).

14.3. Estimating Junction Temperature of IGBT

The junction temperature of an IGBT, T_J, can be estimated with Equation (6):

$$T_J = R_{(j-c)Q} \times (P_{ON} + P_{SW}) + T_C . \quad (6)$$

Where:
 $R_{(J-C)Q}$ is the junction-to-case thermal resistance per IGBT (°C/W), and
 T_C is the case temperature (°C), measured at the point defined in Figure 3-1.

15. Performance Curves

15.1. Performance Curves of Control Parts

Figure 15-1 to Figure 15-24 provide performance curves of the control parts integrated in the SCM1272MA, including variety-dependent characteristics and thermal characteristics. T_J represents the junction temperature of the control parts.

Table 15-1.   Typical Characteristics of Control Parts

| Figure Number	Figure Caption
Figure 15-1	Logic Supply Current in 3-phase Operation, I_{CC} vs. T_C
Figure 15-2	Logic Supply Current in 3-phase Operation, I_{CC} vs. VCCx Pin Voltage, V_{CC}
Figure 15-3	Logic Supply Current in 1-phase Operation (HINx = 0 V), I_{BS} vs. T_C
Figure 15-4	Logic Supply Current in 1-phase Operation (HINx = 5 V), I_{BS} vs. T_C
Figure 15-5	Logic Supply Current in 1-phase Operation (HINx = 0 V), I_{BS} vs. VBx Pin Voltage, V_B
Figure 15-6	Logic Operation Start Voltage, $V_{BS(ON)}$ vs. T_C
Figure 15-7	Logic Operation Stop Voltage, $V_{BS(OFF)}$ vs. T_C
Figure 15-8	Logic Operation Start Voltage, $V_{CC(ON)}$ vs. T_C
Figure 15-9	Logic Operation Stop Voltage, $V_{CC(OFF)}$ vs. T_C
Figure 15-10	UVLO_VB Filtering Time vs. T_C
Figure 15-11	UVLO_VCC Filtering Time vs. T_C
Figure 15-12	Input Current at High Level (HINx or LINx), I_{IN} vs. T_C
Figure 15-13	High Level Input Signal Threshold Voltage, V_{IH} vs. T_C
Figure 15-14	Low Level Input Signal Threshold Voltage, V_{IL} vs. T_C
Figure 15-15	Minimum Transmittable Pulse Width for High-side Switching, $t_{HIN(MIN)}$ vs. T_C
Figure 15-16	Minimum Transmittable Pulse Width for Low-side Switching, $t_{LIN(MIN)}$ vs. T_C
Figure 15-17	Fox Pin Voltage in Normal Operation, V_{FOL} vs. T_C
Figure 15-18	OCP Threshold Voltage, V_{TRIP} vs. T_C
Figure 15-19	SCP Threshold Voltage, V_{SCPT} vs. T_C
Figure 15-20	OCP Blanking Time, $t_{BK(OCP)}$ + Propagation Delay, $t_{D(OCP)}$ vs. T_C
Figure 15-21	SCP Blanking Time, $t_{BK(SCP)}$ + Propagation Delay, $t_{D(SCP)}$ vs. T_C
Figure 15-22	OCP Hold Time, t_P vs. T_C
Figure 15-23	Filtering Time of Simultaneous On-state Prevention vs. T_C
Figure 15-24	VT Pin Output Voltage, V_T vs. T_C

Figure 15-1. Logic Supply Current in 3-phase Operation, I_{CC} vs. T_C

Figure 15-2. Logic Supply Current in 3-phase Operation, I_{CC} vs. VCCx Pin Voltage, V_{CC}

Figure 15-3. Logic Supply Current in 1-phase Operation (HINx = 0 V), I_{BS} vs. T_C

Figure 15-4. Logic Supply Current in 1-phase Operation (HINx = 5 V), I_{BS} vs. T_C

Figure 15-5. Logic Supply Current in 1-phase Operation (HINx = 0 V), I_{BS} vs. VBx Pin Voltage, V_B

Figure 15-6. Logic Operation Start Voltage, $V_{BS(ON)}$ vs. T_C

Figure 15-7. Logic Operation Stop Voltage, $V_{BS(OFF)}$ vs. T_C

Figure 15-8. Logic Operation Start Voltage, $V_{CC(ON)}$ vs. T_C

Figure 15-9. Logic Operation Stop Voltage, $V_{CC(OFF)}$ vs. T_C

Figure 15-10. UVLO_VB Filtering Time vs. T_C

Figure 15-11. UVLO_VCC Filtering Time vs. T_C

Figure 15-12. Input Current at High Level (HINx or LINx), I_{IN} vs. T_C

Figure 15-13.　High Level Input Signal Threshold Voltage, V_{IH} vs. T_C

Figure 15-14.　Low Level Input Signal Threshold Voltage, V_{IL} vs. T_C

Figure 15-15.　Minimum Transmittable Pulse Width for High-side Switching, $t_{HIN(MIN)}$ vs. T_C

Figure 15-16.　Minimum Transmittable Pulse Width for Low-side Switching, $t_{LIN(MIN)}$ vs. T_C

Figure 15-17.　Fox Pin Voltage in Normal Operation, V_{FOL} vs. T_C

Figure 15-18.　OCP Threshold Voltage, V_{TRIP} vs. T_C

Figure 15-19.   SCP Threshold Voltage, V_{SCPT} vs. T_C

Figure 15-20.   OCP Blanking Time, $t_{BK(OCP)}$ + Propagation Delay, $t_{D(OCP)}$ vs. T_C

Figure 15-21.   SCP Blanking Time, $t_{BK(SCP)}$ + Propagation Delay, $t_{D(SCP)}$ vs. T_C

Figure 15-22.   OCP Hold Time, t_P vs. T_C

Figure 15-23.   Filtering Time of Simultaneous On-state Prevention vs. T_C

Figure 15-24.   VT Pin Output Voltage, V_T vs. T_C

15.2. Performance Curves of Output Parts

15.2.1. Output Transistor Performance Curves

Figure 15-25.   IGBT $V_{CE(SAT)}$ vs. I_C

Figure 15-26.   Freewheeling Diode V_F vs. I_F

15.2.2. Switching Loss Curves

Conditions: VBB pin voltage = 300 V, half-bridge circuit with inductive load.
Switching Loss, E, is the sum of turn-on loss and turn-off loss.


Figure 15-27.   High-side Switching Loss

Figure 15-28.   Low-side Switching Loss

15.3. Allowable Effective Current Curves

The following curves represent allowable effective currents in 3-phase sine-wave PWM driving with parameters such as typical $V_{CE(SAT)}$ and typical switching losses.

Operating conditions: VBB pin input voltage, $V_{DC} = 300$ V; VCCx pin input voltage, $V_{CC} = 15$ V; modulation index, $M = 0.9$; motor power factor, $\cos\theta = 0.8$; junction temperature, $T_J = 150$ °C.


Figure 15-29.   Allowable Effective Current ($f_C = 2$ kHz)

Figure 15-30.   Allowable Effective Current ($f_C = 16$ kHz)

15.4. Transient Thermal Resistance Curve

The following graphs represent transient thermal resistance (the ratios of transient thermal resistance), with steady-state junction-to-case thermal resistance = 1. Note that the graph shows only IGBT characteristics; no freewheeling diode characteristics are included.

Figure 15-31.   Transient Thermal Resistance

15.5. Short Circuit SOA (Safe Operating Area)

Conditions: $V_{DC} \leq 400$ V, 13.5 V $\leq$ VCC ≤ 16.5 V, $T_J = 125$ °C, 1 pulse.

Figure 15-32.   Short Circuit SOA

Important Notes

- All data, illustrations, graphs, tables and any other information included in this document (the "Information") as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. The Information is subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use.

- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. When considering use of the Sanken Products for any applications that require higher reliability (such as transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.

- In the event of using the Sanken Products by either (i) combining other products or materials or both therewith or (ii) physically, chemically or otherwise processing or treating or both the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.

- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect or both in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate and derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.

- No anti-radioactive ray design has been adopted for the Sanken Products.

- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products.

- Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the Information.

- No information in this document can be transcribed or copied or both without Sanken's prior written consent.

- Regarding the Information, no license, express, implied or otherwise, is granted hereby under any intellectual property rights and any other rights of Sanken.

- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, and implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to the Information (including its accuracy, usefulness, and reliability).

- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use or both of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.

- You must not use the Sanken Products or the Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.

- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.

- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting from any possible errors or omissions in connection with the Information.

- Please refer to our official website in relation to general instructions and directions for using the Sanken Products, and refer to the relevant specification documents in relation to particular precautions when using the Sanken Products.

- All rights and title in and to any specific trademark or tradename belong to Sanken and such original right holder(s).

DSGN-CEZ-16003