

5-Bit Programmable Synchronous Switching Regulator Controller for Pentium[®] II Processor

ADP3152




Figure 1. Typical Application

Pentium is a registered trademark of Intel Corporation. All other trademarks are the property of their respective holders.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\label{eq:continuous} \textbf{ADP3152-SPECIFICATIONS} \quad \text{(0°C} \leq T_A \leq +70°\text{C}, \ V_{CC} = 12 \ V, \ V_{IN} = 5 \ V, \ unless \ otherwise \ noted)}$

Parameter Sys		Symbol Conditions		Typ	Max	Units
OUTPUT ACCURACY 1.8 V Output Voltage 2.8 V Output Voltage 3.5 V Output Voltage	Vo	With Respect to Nominal Output Voltage (Figure 13)	-1.0 -1.0 -1.0		1.0 1.0 1.0	% % %
OUTPUT VOLTAGE LINE REGULATION	ΔV_{O}	I _{LOAD} = 10 A (Figure 2) V _{IN} = 4.75 V to 5.25 V		0.05		%
OUTPUT VOLTAGE LOAD REGULATION	$\Delta V_{\rm O}$	(Figure 2) 200 mA < I _{LOAD} < 14 A		0.1		%
INPUT DC SUPPLY CURRENT ¹ Normal Mode Shutdown	I_Q	$V_{SD} = 0.8 \text{ V}$ $T_A = +25^{\circ}\text{C}$, VID Pins Floating		3.7 140	4.5 250	mA μA
CURR ENT SENSE THRESHOLD VOLTAGE	V ₈ -V ₇	V ₇ Forced to V _{OUT} – 3%	125	145	165	mV
VID PINS THRESHOLD Low High	V ₁₆ , V ₁ –V ₄		2.0		0.6	V V
VID PINS INPUT CURRENT	I_{16}, I_{1}	VID=0V		110	220	μΑ
VID0-VID4 PULL-UP RESISTANCE	R_{VD}		20	30		kΩ
C _T PIN DISCHARGE CURRENT	I_9	$T_A = +25$ C V_{OUT} in Regulation $V_{OUT} = 0$ V			10 7	μA
OFFTIME	t _{OFF}	$C_T = 150 \text{ pF}$	1.8	2.45	3.2	/ µs
DRIVER OUTPUT TRANSITION TIMES	t _R , t _F	$C_L = 7000 \text{ pF (Pins 13, 14)}$ $T_A = +25^{\circ}\text{C}$	//	120	200	/ns
POSITIVE POWER GOOD TRIP POINT	V _{PWRGD}	Output Coming Into Regulation		5	8	L.%
NEGATIVE POWER GOOD TRIP POINT	V _{PWRGD}	Output Coming Into Regulation	-8	-5		%
POWER GOOD RESPONSE TIME	t _{PWRGD}			500		μs
CROWBAR TRIP POINT	V _{CROWBAR}	% Above Output Voltage	9	15	24	%
ERROR AMPLIFIER OUTPUT IMPEDANCE	RO_{ERR}			145		kΩ
ERROR AMPLIFIER TRANSCONDUCTANCE	GM_{ERR}			2.2		mmho
ERROR AMPLIFIER MINIMUM OUTPUT VOLTAGE	V _{CMPMIN}	V ₇ Forced to V _{OUT} + 3%		0.8		V
ERROR AMPLIFIER MAXIMUM OUTPUT VOLTAGE	V_{CMPMAX}	V ₇ Forced to V _{OUT} – 3%		2.4		V
ERROR AMPLIFIER BANDWIDTH –3 dB	BW_{ERR}	CMP = Open		500		kHz
SHUTDOWN (SD) PIN Low Threshold High Threshold Input Current	$\begin{array}{c} SD_L \\ SD_H \\ SD_{IB} \end{array}$	Part Active Part in Shutdown	2.0	10	0.6	V V µA

NOTES

¹Dynamic supply current is higher due to the gate charge being delivered to the external MOSFETS.

All limits at temperature extremes are guaranteed via correlation using standard quality control methods.

Specifications are subject to change without notice.

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1–4, 16	VID1–VID4, VD0	Voltage Identification DAC Input Pins. These pins are internally pulled up to V_{REG} providing a logic one if left open. Leaving all five DAC inputs open results in placing the ADP3152 into shutdown.
5	AGND	Analog Ground Pin. This pin must be routed separately to the (–) terminal of C _{OUT} .
6	SD	Shutdown Pin. A logic high will place the ADP3152 in shutdown and disable the output. This pin is internally pulled down.
7	SENSE-	Connects to the internal resistor divider which, along with the VID code, sets the output voltage. Pin 7 is also the (–) input for the current comparator.
8	SENSE+	The $(+)$ input for the current comparator. A threshold between Pins 8 and 7 set by the error amplifier in conjunction with R_{SENSE} , sets the current trip point.
9	C_{T}	External Capacitor C_T from Pin 9 to ground sets the off time of the device.
10	CMP	Error Amplifier Compensation Point. The current comparator threshold increases with the Pin 10 voltage.
	// pwrdd)	Power Good Pin. An open drain signal to indicate that the output voltage is within a $\pm 5\%$ regulation band.
12	DRIVE2	Input Voltage Pin.
13	DRIVEZ)	Onte Drive for the bottom synchronous N-channel MOSFET. The voltage at Pin 13 swings from ground to V _{CC} .
14	DRIVE1 \	Gate Drive for the top primary N-channel MOSFET. The voltage at Pin 14 swings from ground
15	PGND	to $V_{\rm CC}$. Driver Power Oround. Connects to the source of the bottom N-channel MOSFET and to the (–) terminal of $C_{\rm IN}$.
	UTE MAXIMUM RATIN	
		0.3 V to +16 V
		$V_{\rm CC}$, $V_{\rm CC}$
		0° C to 0° C 0° C 0° C 0° C
$ heta_{JA}$.		
Lead To	emperature Range (Solderi	$\operatorname{ng} 10 \operatorname{sec}) \dots +300^{\circ} \operatorname{C}$ $\operatorname{sd} \boxed{11} \operatorname{PWRGD}$
		nd these limits can cause the device to SENSE- 7 10 CMP
be perm	anently damaged.	SENSE+ 8 9 C _T

ORDERING GUIDE

Model	Temperature Range		Package Option
ADP3152AR	0°C to +70°C	16-Lead SOIC	R-16A/SO-16

CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3152 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -3-





Figure 3. Functional Block Diagram

-4- REV. 0

Typical Performance Characteristics—ADP3152






Figure 10. Transient Response, 1A–14 A of Figure 2 Circuit






Figure 11. Power-On Start-Up Waveforms



of Figure 2 Circuit

Figure 12. Output Accuracy Distribution, $V_{OUT} = 2.8 \text{ V}$

REV. 0 –5–



The ADP3132 uses a current-mode, constant-off-time control technique to switch a pair of external Nichannel MOSFE/I's in a synchronous rectified buck converter application. Due to the constant-off-time operation, no slope compensation is needed. A unique feature of the constant-off-time control technique is that the converter's frequency becomes a function of the ratio of input voltage to output voltage. The off time is determined by the value of the external capacitor connected to the C_T pin. The on time varies in such a way that a regulated output voltage is maintained.

The output voltage is sensed by an internal voltage divider that is connected to the Sense– pin. A voltage-error amplifier g_m compares the values of the divided output voltage with a reference voltage. The reference voltage is set by an onboard 5-bit DAC, which reads the code present at the voltage identification (VID) pins and converts it to a precise value between 600 mV and 1.167 V. Refer to Table I for the output voltage vs. VID pin code information.

During continuous-inductor-current mode of operation, the voltage-error amplifier g_m and the current comparator CMPI are the main control elements. During the on time of the high side MOSFET, the current comparator CMPI monitors the voltage between the Sense+ and Sense- pins. When the voltage level between the two pins reaches the threshold level V_{T1} , the high side drive output is switched to zero, which turns off the high side MOSFET. The timing capacitor C_T is now discharged at a rate determined by the off time controller. In order to maintain a ripple current in the inductor, which is independent of the output voltage, the discharge current is made proportional to the value of the output voltage (measured at the Sense-pin). While the timing capacitor is discharging, the low side drive output goes high, turning on the low side MOSFET. When the voltage level on the timing capacitor has discharged to the threshold voltage level V_{T2}, comparator CMPT resets the SR flip-flop. The output of the flip-flop forces the low side drive output to go low and the high side drive output to go high. As a result, the low side switch is turned off and the high side switch is turned on. The sequence is then repeated. As the load current increases, the output voltage starts to decrease. This

causes an increase in the output of the voltage-error amplifier, which, in turn, leads to an increase in the current comparator threshold V_{T1} , thus tracking the load current.

Table I. Output Voltage vs. VID Code

VID4	VID3	VID2	VID1	VID0	VOUT
0	1	1	1	1	1.80
0	1	1	1	0	1.80
0	1	1	0	1	1.80
0	1	1	0	0	1.80
0	1	0	1	1	1.80
0	1	0	1	0	1.80
0	1	0	0	1	1.80
0	1	0	0	0	1.80
0	0	1	1	1	1.80
0	0	1	1	0	1.80
0	0	1	0	1	1.80
)	0	1	0	0	1.85
0	0	0	1	1	1.90
R	0	0	1	0	1.95
o \ /	07	0	0	1	2.00
o	1	0 /	0	0	2.05
1 / /	/ 1	1/ ~	1	_1	Shutdown
1//	/ 1	1//	$1 \sim 1$	0	2.10
í /	/ 1	1 -	Φ,	1 /	1 21.20
1 / '	1		$-\omega$	ø /	2.30
₁	1	10 L	1	/1 /	$ /_{2.4} b $
1	\mid_1	16 -	<u></u>	/o /	1/2.50
1	1	0	7	/ 1 /	2,60
1	1	0	0	L_0/	2/70
1	0	1	1	1	2.80
1	0	1	1	0	2.90
1	0	1	0	1	3.00
1	0	1	0	0	3.10
1	0	0	1	1	3.20
1	0	0	1	0	3.30
1	0	0	0	1	3.40
1	0	0	0	0	3.50

To prevent cross conduction of the external MOSFETs, feed-back is incorporated to sense the state of the driver output pins. Before the low side drive output can go high, the high side drive output must be low. Likewise, the high side drive output is unable to go high while the low side drive output is high.

Power Good

The ADP3152 has an internal monitor which monitors the output voltage and drives the PWRGD pin of the device. This pin is an open drain output whose high level (when connected to a pull-up resistor) indicates that the output voltage has been within a $\pm 5\%$ regulation band of the targeted value for more than 500 μs . The PWRGD pin will go low if the output is outside the regulation band for more than 500 μs .

Output Crowbar

An added feature of using an N-channel MOSFET as the synchronous switch is the ability to crowbar the output with the same MOSFET. If the output voltage is 15% greater than the desired regulated value, the ADP3152 will turn on the lower MOSFET, which will current-limit the source power supply or blow its fuse, pull down the output voltage, and thus save the

-6- REV. 0

expensive microprocessor from destruction. The crowbar function releases at approximately 50% of the nominal output voltage. For example, if the output is programmed to 2.0 V, but is pulled up to 2.3 V or above, the crowbar will turn on the lower MOSFET. If in this case the output is pulled down to less than 1.0 V, the crowbar will release, allowing the output voltage to recover to 2.0 V.

Shutdown

The ADP3152 has a shutdown pin which is pulled logic low by an internal resistor. In this condition the device functions normally. This pin should be pulled high externally to disable the output drives.

Calculation of Component Values

The design parameters for a typical 300 MHz Pentium II application (Pigure 2) are as follows:

Input voltage: $V_{IN} = 5 \text{ V}$ Auxiliary input: $V_{CC} = 12 \text{ V}$ Output voltage: $V_{IO} = 2.8 \text{ V}$ Maximum output current: $I_{OMAX} = 14.2 \text{ Adc}$ Minimum output current:

I_{OMIN} = 0.8 Adc
Static tolerance of the supply voltage for the processor c

 $\Delta V_{OST+} = 100 \text{ mV}$ $\Delta V_{OST-} = -60 \text{ mV}$

Transient tolerance (for less than 2 μ s) of the supply voltage for the processor core when the load changes between the minimum and maximum values with a di/dt of 30 A/ μ s:

$$\Delta V_{OTR+} = 130 \text{ mV}$$

 $\Delta V_{OTR-} = -130 \text{ mV}$

Input current di/dt when the load changes between the minimum and maximum values: less than $0.1 \text{ A/}\mu\text{s}$

The above requirements correspond to Intel's published power supply requirements based on VRM 8.2 guidelines.

C_T Selection for Operating Frequency

The ADP3152 uses a constant-off-time architecture with t_{OFF} determined by an external timing capacitor $C_T.$ Each time the high side N-channel MOSFET switch turns on, the voltage across C_T is reset to approximately 3.3 V. During the off time, C_T is discharged by a constant current of 65 μA to 2.3 V, that is by 1 V. The value of the off time is calculated from the preferred continuous-mode operating frequency. Assuming a nominal operating frequency of $f_{NOM}=200~kHz$ at an output voltage of $V_O=2.8~V$, the corresponding off time is:

$$t_{OFF} = \left(1 - \frac{V_O}{V_{IN}}\right) \frac{1}{f_{NOM}} = 2.2 \,\mu s$$

The timing capacitor can be calculated from the equation:

$$C_T = \frac{t_{OFF} \times 65 \,\mu A}{1V} = 143 \,pF$$

The converter operates at the nominal operating frequency only at the above specified $V_{\rm O}$ and at light load. At higher $V_{\rm O}$, and heavy load, the operating frequency decreases due to the parasitic voltage drops across the power devices. The actual minimum frequency at $V_{\rm O}=2.8~\rm V$ is calculated to be 160 kHz (see Equation 1 below). Where

 I_{IN} is the input dc current (assuming an efficiency

of 90%, $I_{IN} = 9 A$)

 R_{IN} is the resistance of the input filter (estimated

value: $7 \text{ m}\Omega$)

 $R_{DS(ON)HSF}$ is the resistance of the high side MOSFET

(estimated value: $10 \text{ m}\Omega$)

 $R_{DS(ON)LSF}$ is the resistance of the low side MOSFET

(estimated value: $10 \text{ m}\Omega$)

 R_{SENSE} is the resistance of the sense resistor

(estimated value: $7 \text{ m}\Omega$)

is the resistance of the inductor (estimated

value: $6 \text{ m}\Omega$)

Co Selection—Determining the ESR

The selection of the output capacitor is driven by the required ESR and capacitance C_0 . The ESR must be small enough that both the resistive voltage deviation due to a step change in the load current and the output ripple voltage stay below the values defined in the specification of the supplied microprocessor. The capacitance, C_0 , must be large enough that the output is hald up while the inductor current ramps up or down to the value corresponding to the new load current.

The total static tolerance of the Pentium II processor is 160 mV. Taking into account the $\pm 1\%$ setpoint accuracy of the ADP3152, and assuming a 0.5% (or 14 mV) peak-to-peak ripple, the allowed static voltage deviation of the output voltage when the load changes between the minimum and maximum values is 0.08 V. Assuming a step change of $\Delta I = I_{OMAX} - I_{OMIN} = 13.4$ A, and allocating all of the total allowed static deviation to the contribution of the ESR sets the following limit:

$$R_{E(MAX)} = ESR_{MAX1} = \frac{0.08}{13.4} = 5.9 \ m\Omega$$

$$f_{MIN} = \frac{1}{t_{OFF}} \times \frac{V_{IN} - I_{IN}R_{IN} - I_{OMAX} \left(R_{DS(ON)HSF} + R_{SENSE} + R_L \right) - V_O}{V_{IN} - I_{IN}R_{IN} - I_{OMAX} \left(R_{DS(ON)HSF} + R_{SENSE} + R_L - R_{DS(ON)LSF} \right)} = 160 \ kHz \tag{1}$$

REV. 0 -7-

The output filter capacitor must have an ESR of less than 5.9 m Ω . One can use, for example, six FA type capacitors from Panasonic, with 2700 μ F capacitance, 10 V voltage rating, and 34 m Ω ESR. The six capacitors have a total typical ESR of ~ 5 m Ω when connected in parallel.


Inductor Selection

The minimum inductor value can be calculated from ESR, off time, dc output voltage and allowed peak-to-peak ripple voltage.

$$L_{MIN1} = \frac{V_{O}t_{OFF}R_{E(MAX)}}{V_{RIPPLE,\,p-p}} = \frac{2.8\times2.2\,\mu\times5.9\,m}{14~m} = 2.6~\mu H$$

The minimum inductance gives a peak-to-peak ripple current of 2.15 A, or 15% of the maximum dc output current I_{OMAX} .

The inductor peak current in normal operation is:



The inductor for this application should have an inductance of 2.6 μ H at full load current and should not saturate at the worst-case overload or short circuit current at the maximum specified ambient temperature. A suitable inductor is the CTX12-13855 from Coiltronics, which is 4.4 μ H at 1 A and about 2.5 μ H at 14.2 A.

Tips for Selecting Inductor Core

Ferrite designs have very low core loss, so the design should focus on copper loss and on preventing saturation. Molypermalloy, or MPP, is a low loss core material for toroids, and it yields the smallest size inductor, but MPP cores are more expensive than ferrite cores or the Kool $M\mu^{\!\scriptscriptstyle B}\!\!$ cores from Magnetics, Inc. The lowest cost core is made of powdered iron, for example the #52 material from Micrometals, Inc., but yields the largest size inductor.

C₀ Selection—Determining the Capacitance

The minimum capacitance of the output capacitor is determined from the requirement that the output be held up while the inductor current ramps up (or down) to the new value. The minimum capacitance should produce an initial dv/dt which is equal (but opposite in sign) to the dv/dt obtained by multiplying the di/dt in the inductor and the ESR of the capacitor.

$$C_{MIN} = \frac{I_{OMAX} - I_{OMIN}}{R_E (di/dt)} = \frac{14.2 - 0.8}{5.9 m (2.2/4.4 \mu H)} = 4.5 mF$$

In the above equation the value of di/dt is calculated as the smaller voltage across the inductor (i.e., $V_{IN}\!\!-\!\!V_O$ rather than V_O) divided by the maximum inductance (4.4 μH) of the CTX12-13855 inductor from Coiltronics. The parallel-connected six 2700 $\mu F/10$ V FA series capacitors from Panasonic have a total capacitance of 16,200 μF , so the minimum capacitance requirement is met with ample margin.

RSENSE

The value of R_{SENSE} is based on the required output current. The current comparator of the ADP3152 has a threshold range that extends from 0 mV to 125 mV (minimum). Note that the full 125 mV range cannot be used for the maximum specified nominal current, as headroom is needed for current ripple, transients and inductor core saturation.

The current comparator threshold sets the peak of the inductor current yielding a maximum output current I_{OMAX} , which equals the peak value less half of the peak-to-peak ripple current. Solving for R_{SENSE} and allowing a margin for tolerances inside the ADP3152 and in the external component values yields:


$$R_{SENSE} = (125 \text{ mV})/[1.2(I_{OMAX} + I_{RPP}/2)] = 6.8 \text{ m}\Omega$$

A practical solution is to use three 20 m Ω resistors in parallel, with an effective resistance of about 6.7 m Ω .

Once R_{SENSE} has been chosen, the peak short-circuit current $I_{SC(PK)}$ can be predicted from the following equation:

$$I_{SC(PK)} = (145 \text{ mV})/R_{SENSE} = (145 \text{ mV})/(6.7 \text{ m}\Omega) = 21.5 \text{ A}$$

The actual short-circuit current is less than the above calculated $I_{SC(PK)}$ value because the off time rapidly increases when the output voltage drops below 1 V. The relationship between the off time and the output voltage is:



70 µs. During that off time the inductor current gradually decays. The amount of decay depends on the L/R time constant in the output circuit. With an inductance of 2.5 µH and total resistance of 23 m Ω , the time constant will be 108 µs, which yields a valley current of 11.3 A and an average short-circuit current of about 16.3 A. To safely carry the short-circuit current, the sense resistor must have a power rating of at least 16.3 $A^2 \times 6.8$ m Ω = 1.8 W.

Current Transformer Option

An alternative to using low value and high power current sense resistor is to reduce the sensed current by using a low cost current transformer and a diode. The current can then be sensed with a small-size, low cost SMT resistor. If we use a transformer with one primary and 50 secondary turns, the worst-case resistor dissipation is reduced to a fraction of a mW. Another advantage of using this option is the separation of the current and voltage sensing, which makes the voltage sensing more accurate.

Power MOSFET

Two external N-channel power MOSFETs must be selected for use with the ADP3152, one for the main switch, and an identical one for the synchronous switch. The main selection parameters for the power MOSFETs are the threshold voltage $V_{GS(TH)}$ and the on resistance $R_{DS(ON)}$.

-8- REV. 0

The minimum input voltage dictates whether standard threshold or logic-level threshold MOSFETs must be used. For $V_{\rm IN} > 8$ V, standard threshold MOSFETs ($V_{\rm GS(TH)} < 4$ V) may be used. If $V_{\rm IN}$ is expected to drop below 8 V, logic-level threshold MOSFETs ($V_{\rm GS(TH)} < 2.5$ V) are strongly recommended. Only logic-level MOSFETs with $V_{\rm GS}$ ratings higher than the absolute maximum of $V_{\rm CC}$ should be used.

The maximum output current I_{OMAX} determines the $R_{DS(ON)}$ requirement for the two power MOSFETs. When the ADP3152 is operating in continuous mode, the simplifying assumption can be made that one of the two MOSFETs is always conducting the average load current.

For $V_{\rm IN}$ = 5 V and $V_{\rm O}$ = 2.8 V, the maximum duty ratio of the high side FET is:

The maximum rms current of the low side FET is:

$$D_{MAXHF} = 1 - D_{MAXHF} = 35\%$$
The maximum rms current of the high side FET is:
$$I_{RMSLS} = [D_{MAXHF} (I_{LVALLEY})^2 + I_{LVALLEY} I_{LVALLEY} I_{LVALLEY} I_{LVALLEY}]^{0.5}$$
The maximum rms current of the low side FET is:
$$I_{RMSLS} = [D_{MAXHF} (I_{LVALLEY})^2 + I_{LVALLEY} I_{LVALLEY} I_{LVALLEY} I_{LVALLEY} I_{LVALLEY}]^{0.5}$$
The maximum rms current of the low side FET is:
$$I_{RMSLS} = [D_{MAXLF} (I_{LVALLEY})^2 + I_{LVALLEY} I_{LVAL$$

The $R_{DS(ON)}$ for each FET can be derived from the allowable dissipation. If we allow 5% of the maximum output power for FET dissipation, the total dissipation will be:

$$P_{FETALL} = 0.05 \ V_O I_{OMAX} = 2 \ W$$

Allocating two-thirds of the total dissipation for the high side FET and one-third for the low side FET, the required minimum FET resistances will be:

$$\begin{split} R_{DS(ON)HSF(MIN)} &= 1.33/11.5^2 = 10 \ m\Omega \\ R_{DS(ON)LSF(MIN)} &= 0.67/8.41^2 = 9.5 \ m\Omega \end{split}$$

= 8.41 Arms

Note that there is a tradeoff between converter efficiency and cost. Larger FETs reduce the conduction losses and allow higher efficiency but lead to increased cost. If efficiency is not a major concern the Fairchild MOSFET NDP6030L or International Rectifier IRL3103 is an economical choice for both the high side and low side positions. Those devices have an $R_{\rm DS(ON)}$ of 14 m Ω at $V_{\rm GS}$ = 10 V and at 25°C. The low side FET is turned on with at least 10 V. The high side FET, however, is turned on with only 12 V – 5 V = 7 V. If we check the typical output characteristics of the device in the data sheet, we find that for an output current of 10 A, and at a $V_{\rm GS}$ of 7 V, the $V_{\rm DS}$ is 0.15 V, which gives a $R_{\rm DS(ON)} = V_{\rm DS}/I_{\rm D} = 15$ m Ω . This value is only slightly above the one specified at a $V_{\rm GS}$ of 10 V, so the resistance increase due to the reduced gate drive can be neglected. We have

to modify, however, the specified $R_{DS(ON)}$ at the expected highest FET junction temperature of 140°C by a $R_{DS(ON)}$ multiplier, using the graph in the data sheet. In our case:

$$R_{DS(ON)MULT} = 1.7$$

Using this multiplier, the expected $R_{DS(ON)}$ at 140°C is 1.7 × 14 = 24 m Ω .

The high side FET dissipation is:

 $P_{DFETHS} = I_{RMSHS}^2 R_{DS(ON)} + 0.5 \ V_{IN} I_{LPEAK} Q_G f_{MAX} / I_G = 3.72 \ W$ where the second term represents the turn-off loss of the FET. (In the second term, Q_G is the gate charge to be removed from the gate for turn-off and I_G is the gate current. From the data sheet, Q_G is about 50 nC -70 nC and the gate drive current provided by the ADP3152 is about 1 A.)

The low side FET dissipation is:

$$P_{DFETLS} = I_{RMSLS}^2 R_{DS(ON)} = 1.7 W$$

(Note that there are no switching losses in the low side FET.)

To remove the dissipation of the chosen FETs, proper heatsinks should be used. The Thermalloy 6030 heatsink has a thermal impedance of 13°C/W with convection cooling. With this heatsink, the junction to-ambient thermal impedance of the chosen high side FET θ_{AHS} will be 13 (heatsink-to-ambient) + 2 (junction-to-case) + 0.5 (case-to-heatsink) = 15.5°C/W.

At full load and at 50°C ampient temperature, the junction temperature of the high side FET is $T_{HISMAX} = T_A + \theta_{JAHS} P_{DFITHS} = 105°C$

A smaller heatsink may be used for the low side FET, e.g., the Thermalloy type 7141 ($\theta = 20.3^{\circ}$ C/W). With this heatsink, the thermal impedance θ_{JALS} for the low side FET = 33.8°C/W

The low side FET junction temperature is:

$$T_{JLSMAX} = T_A + \theta_{JALS} P_{DFETLS} = 106^{\circ} C$$

All of the above calculated junction temperatures are safely below the 175°C maximum specified junction temperature of the selected FET.

The maximum operating junction temperature of the ADP3152 is calculated as follows:

$$T_{IICMAX} = T_A + \theta_{IA} (I_{IC}V_{CC} + P_{DR})$$

where θ_{JA} is the junction to ambient thermal impedance of the ADP3152 and P_{DR} is the drive power. From the data sheet, θ_{JA} is equal to 110°C/W and I_{IC} = 2.7 mA. P_{DR} can be calculated as follows:

$$P_{DR} = (C_{RSS} + C_{ISS})V_{CC}^2 f_{MAX} = 307 \ mW$$

The result is:

$$T_{JICMAX} = 86$$
°C

REV. 0 –9–

CIN Selection and Input Current di/dt Reduction

In continuous-inductor-current mode, the source current of the high side MOSFET is a square wave with a duty ratio of $V_{\rm O}/$ $V_{\rm IN}.$ To keep the input ripple voltage at a low value, one or more capacitors with low equivalent series resistance (ESR) and adequate ripple-current rating must be connected across the input terminals. The maximum rms current of the input bypass capacitors is:

$$I_{CINRMS} \approx [V_O(V_{IN} - V_O)]^{0.5} I_{OMAX} / V_{IN} = 7 Arms$$

Let us select the FA-type capacitor with 2700 μ F capacitance and 10 V voltage rating. The ESR of that capacitor is 34 m Ω and the allowed ripple current at 100 kHz is 1.94 A. At 105°C we would need to connect at least four such capacitors in parallel to handle the calculated ripple current. At 50°C ambient, however, the ripple current can be increased, so three capacitors in parallel are adequate.

The ripple voltage across/the three paralleled capacitors is: $V_{CINRPL} = I_{OMAX}/ESR_{IN}/3 + D_{MAXMF}/(3C_{IN}/MIN)] = 140 \, mV \, p-p$ To further reduce the effect of the ripple voltage on the system supply voltage bus and to reduce the input current di/dt to below the recommended maximum of $0.11 \, A/\mu s$, an additional small inductor (L > 1.7 μH @ 10 A) should be inserted between the converter and the supply bus (see Figure 2)

Feedback Loop Compensation Design

To keep the peak-to-peak output voltage deviation as small as possible, the low frequency output impedance (i.e., the output resistance) of the converter should be made equal to the ESR of the output capacitor. That can be achieved by having a single-pole roll-off of the voltage gain of the $g_{\rm m}$ error amplifier, where the pole frequency coincides with the ESR zero of the output capacitor. A gain with single-pole roll-off requires that the $g_{\rm m}$ amplifier is terminated by the parallel combination of a resistor and capacitor. The required resistor value can be calculated from the equation:

$$\frac{36 \times R_{SENSE}}{g_m \left(145 \ k\Omega || R_{COMP}\right)} = R_E$$

where $g_m = 2.2$ ms and the quantities 36 and 145 k Ω are characteristic of the ADP3152. The calculated compensating resistance is:

$$R1||R2 = R_{COMP} = 31 \ k\Omega$$

The compensating capacitance is determined from the equality of the pole frequency of the error amplifier gain and the zero frequency of the impedance of the output capacitor.

$$C_{COMP} = \frac{R_E C_{OUT}}{R_{COMP}} = \frac{5 \ m \times 16.2 \ mF}{31 \ k\Omega} = 2.6 \ nF$$

In the application circuit we tested, we found that the compensation scheme shown in Figure 2 gave the optimal response to meet the Pentium II dc/dc static and transient specifications with sufficient margins including the ADP3152's initial error tolerance, the PCB layout trace resistances, and the external component parasitics. If we increase the load resistance to the COMP pin, the static regulation will improve. The load transient response, however, will get worse. In Figure 2, if we decrease the R1 = 150 k Ω resistor vs. the R2 = 39 k Ω resistor, the regulation band will shift positive in relation to the 2.8 V. If we increase the R1 resistor, the regulation band will shift negative. It may be necessary to adjust these resistor values to obtain the best static and dynamic regulation compliance depending on the output capacitor ESR and the parasitic trace resistances of the PCB layout.

BOARD LAYOUT

A multilayer PCB is recommended with a minimum of two copper layers. One layer on top should be used for traces interconnecting low power SMT components. The ground terminals of those components should be connected with vias to the bottom traces connecting directly to the ADP3152 ground pins. One layer should be a power ground plane. If four layers are possible, one additional layer should be an internal system ground plane, and one additional layer can be used for other system interconnections.

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the ADP3152. It is advisable to follow the evaluation board layout as closely as possible. If necessary, contact Analog Devices Application Engineering for layout suggestions.

-10- REV. 0

Board Layout Guidelines

- The power loop should be routed on the PCB to encompass small areas to minimize radiated switching noise energy to the control circuit and thus to avoid circuit problems caused by noise. This technique also helps to reduce radiated EMI. The power loop includes the input capacitors, the two MOSFETs, the sense resistor, the inductor, and the output capacitors. The ground terminals of the input capacitors, the low side FET, the ADP3152, and the output capacitors should be connected together with short and wide traces. It is best to use an internal ground plane.
- 2. The PGND (power ground) pin of the ADP3152 must return to the grounded terminals of the input and output capacitors and to the source of the low side MOSFET with the shortest and widest traces possible. The AGND (analog ground) pin has to be connected to the ground terminals of the timing capacitor and the compensating capacitor, again with the shortest leads possible, and before it is connected to the PGND pin.
- 3. The positive terminal of the input capacitors must be connected to the drain of the high side MOSET. The source terminal of this FET is connected to the drain of the low side FET, (whose source is connected to the ground plane direct) with the widest and shortest traces possible. To kill parasitic ringing at the input of the buck inductor due to parasitic capacitances and inductances, a small (L >3 mm) ferrite bead is recommended to be placed in the drain lead of the low side FET. Also, to minimize dissipation of the high side

- FET, a low voltage 1 A Schottky diode can be connected between the input of the buck inductor and the source of the low side FET.
- 4. The positive terminal of the bypass capacitors of the +12~V supply must be connected to the $V_{\rm IN}$ pin of the ADP3152 with the shortest leads possible. The negative terminals must be connected to the PGND pin of the ADP3152.
- 5. The sense pins of the ADP3152 must be connected to the sense resistor with as short traces as possible. Make sure that the two sense traces are routed together with minimum separation (<1 mm). The output side of the sense resistor should be connected to the V_{CC} pin(s) of the CPU with as short and wide PCB traces as possible to reduce the V_{CC} voltage drop. (Each square unit of 1 ounce Cu-trace has a resistance of ~0.53 m Ω . At 14 A, each m Ω of PCB trace resistance between current sense resistor output and V_{CC} terminal(s) of the CPU will reduce the regulated output voltage by 14 mV. The filter capacitors to ground at the sense terminals of the IC should be as close as possible (<8 mm) to the ADP3152. The common ground of the optional filter capacitors should be connected to the AGND pin of the ADP3152 with the shortest traces possible (<10 mm).
- The microprocessor load should be connected to the output terminals of the donverter with the widest and shortest traces possible. Use overlapping traces in different layers to minimize interconnection inductance.

REV. 0 -11-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

16-Lead SOIC (R-16A/SO-16)

