National Semiconductor is now part of Texas Instruments.

Search http://www.ti.com/ for the latest technical information and details on our current products and services.

November 20, 2008



DS90CP02

1.5 Gbps 2x2 LVDS Crosspoint Switch

General Description

The DS90CP02 is a 1.5 Gbps 2 x 2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. The 3.3V supply, CMOS process, and LVDS I/O ensure high performance at low power over the entire industrial -40 to +85°C temperature range.

Features

- 1.5 Gbps per channel
- Low power: 70 mA in dual repeater mode @1.5 Gbps
- Low output jitter
- Non-blocking architecture allows 1:2 splitter, 2:1 mux, crossover, and dual buffer configurations
- Flow-through pinout
- LVDS/BLVDS/CML/LVPECL inputs, LVDS Outputs
- Single 3.3V supply
- Separate control of inputs and outputs allows for power savings
- Industrial -40 to +85°C temperature range
- 28-lead LLP-28 space saving package

Block Diagram





FIGURE 1. DS90CP02 Block Diagram

Pin Descriptions

Pin Name	Pin Number	I/O, Type	Description					
DIFFERENTIAL INPUTS COMMON TO ALL MUXES								
IN0+	9	I, LVDS	nverting and non-inverting differential inputs. LVDS, Bus LVDS, CML, or LVPECL					
INO-	10		compatible.					
IN1+	12	I, LVDS	Inverting and non-inverting differential inputs. LVDS, Bus LVDS, CML, or LVPECL					
IN1-	13		compatible.					
SWITCHED	DIFFEREN	TIAL OUTPUTS						
OUT0+	27	O, LVDS	Inverting and non-inverting differential outputs. OUT0± can be connected to any one pair					
OUT0-	26		IN0±, or IN1±. LVDS compatible .					
OUT1+	24	O, LVDS	Inverting and non-inverting differential outputs. OUT1± can be connected to any one pair					
OUT1-	23		IN0±, or IN1±. LVDS compatible .					
DIGITAL CO	DIGITAL CONTROL INTERFACE							
SEL0,	6	I, LVTTL	Select Control Inputs					
SEL1	5							
ENO, EN1	7	I, LVTTL	Output Enable Inputs					
	15							
N/C	8, 20, 28		Not Connected					
POWER								
V_{DD}	11, 14, 16,	I, Power	V _{DD} = 3.3V ±0.3V. At least 4 low ESR 0.01 μF bypass capacitors should be connected					
	18, 19, 22,		from V _{DD} to GND plane.					
	25							
GND	DAP, 1, 2,	I, Power	Ground reference to LVDS and CMOS circuitry.					
	3, 4, 17, 21		For the LLP package, the DAP is used as the primary GND connection to the device. The					
			DAP is the exposed metal contact at the bottom of the LLP-28 package. It should be					
			connected to the ground plane with at least 4 vias for optimal AC and thermal					
			performance.					

Connection Diagram



Configuration Select Truth Table

SEL0	SEL1	EN0	EN1	OUT0	OUT1	Mode
0	0	0	0	IN0	IN0	1:2 Splitter (IN1 powered down)
0	1	0	0	IN0	IN1	Dual Channel Repeater
1	0	0	0	IN1	IN0	Dual Channel Switch
1	1	0	0	IN1	IN1	1:2 Splitter (IN0 powered down)
0	1	0	1	IN0	PD	Single Channel Repeater (Channel 1 powered down)
1	1	0	1	IN1	PD	Single Channel Switch (IN0 and OUT1 powered down)
0	0	1	0	PD	IN0	Single Channel Switch (IN1 and OUT0 powered down)
0	1	1	0	PD	IN1	Single Channel Repeater (Channel 0 powered down)
Χ	Х	1	1	PD	PD	Both Channels in Power Down Mode
0	0	0	1			Invalid State*
1	0	0	1			Invalid State*
1	0	1	0			Invalid State*
1	1	1	0			Invalid State*

3

PD = Power Down mode to minimize power consumption

X = Don't Care

* Entering these states is not forbidden, however device operation is not defined in these states.

Application Information




FIGURE 2. DS90CP02 Configuration Select Decode

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{DD}) -0.3V to +4.0V **CMOS Input Voltage** -0.3V to $(V_{DD} + 0.3V)$ LVDS Receiver Input Voltage -0.3V to +3.6V LVDS Driver Output Voltage -0.3V to +3.6VLVDS Output Short Circuit Current 40mA Junction Temperature +150°C Storage Temperature -65°C to +150°C Lead Temperature +260°C (Soldering, 4sec.) Maximum Package Power Dissipation at 25°C LLP-28 4.31 W

LLP-28	34.5 mW/°C
Thermal Resistance, θ_{JA}	
LLP-28	29°C/W
ESD Rating	
HBM, 1.5 kΩ, 100 pF	6.5 kV
EIAJ, 0Ω, 200 pF	>250V

Recommended Operating Conditions

	Min	Тур	Max	Unit
Supply Voltage (V _{DD} - GND)	3.0	3.3	3.6	V
Receiver Input Voltage	0		3.6	V
Operating Free Air				
Temperature	-40	25	85	°C
Junction Temperature			150	°C

Electrical Characteristics

Derating above 25°C

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
LVTTL D	SPECIFICATIONS (SEL0, SEL1, E	N1, EN2)				
V_{IH}	High Level Input Voltage		2.0		V_{DD}	V
V_{IL}	Low Level Input Voltage		GND		0.8	V
I _{IH}	High Level Input Current	$V_{IN} = V_{DD} = V_{DDMAX}$	-10		+10	μΑ
$I_{\rm IL}$	Low Level Input Current	$V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$	-10		+10	μΑ
C _{IN1}	Input Capacitance	Any Digital Input Pin to V _{SS}		3.5		pF
V _{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$	-1.5	-0.8		V
LVDS INF	PUT DC SPECIFICATIONS (IN0±, IN	11±)				
V_{TH}	Differential Input High Threshold (Note 3)	$V_{CM} = 0.8V \text{ or } 1.2V \text{ or } 3.55V, V_{DD} = 3.6V$		0	100	mV
V _{TL}	Differential Input Low Threshold	V _{CM} = 0.8V or 1.2V or 3.55V, V _{DD} = 3.6V	-100	0		mV
V _{ID}	Differential Input Voltage	$V_{CM} = 0.8V$ to 3.55V, $V_{DD} = 3.6V$	100			mV
V _{CMR}	Common Mode Voltage Range	$V_{ID} = 150 \text{ mV}, V_{DD} = 3.6 \text{V}$	0.05		3.55	V
C _{IN2}	Input Capacitance	IN+ or IN- to V _{SS}		3.5		pF
I _{IN}	Input Current	$V_{IN} = 3.6V$, $V_{DD} = V_{DDMAX}$ or $0V$	-10		+10	μA
		$V_{IN} = 0V$, $V_{DD} = V_{DDMAX}$ or $0V$	-10		+10	μΑ
LVDS OU	TPUT DC SPECIFICATIONS (OUT)±, OUT1±)				
V _{OD}	Differential Output Voltage, 0% Pre-emphasis (Note 3)	R_L = 100 Ω between OUT+ and OUT-	250	400	575	mV
ΔV_{OD}	Change in V _{OD} between Complementary States		-35		35	mV
V _{os}	Offset Voltage (Note 4)	1	1.09	1.25	1.475	٧
ΔV _{OS}	Change in V _{OS} between Complementary States		-35		35	mV
I _{os}	Output Short Circuit Current, One Complementary Output	OUT+ or OUT- Short to GND		-60	-90	mA
C _{OUT}	Output Capacitance	OUT+ or OUT- to GND when TRI- STATE		5.5		pF

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units		
SUPPLY CURRENT (Static)								
I _{CC0}	Supply Current	All inputs and outputs enabled and active, terminated with differential load of 100Ω between OUT+ and OUT		42	60	mA		
I _{CC1}	Supply Current - one channel powered down	Single channel crossover switch or single channel repeater modes (1 channel active, one channel in power down mode)		22	30	mA		
I _{CC2}	Supply Current - one input powered down	Splitter mode (One input powered down, both outputs active)		30	40	mA		
I _{CCZ}	TRI-STATE Supply Current	Both input/output Channels in Power Down Mode		1.4	2.5	mA		
SWITCHI	NG CHARACTERISTICS—LVDS OU	JTPUTS (Figures 3, 4)						
t _{LHT}	Differential Low to High Transition Time	Use an alternating 1 and 0 pattern at 200 Mb/s, measure between 20% and 80% of	70	150	215	ps		
t _{HLT}	Differential High to Low Transition Time	V _{OD} .	50	135	180	ps		
t _{PLHD}	Differential Low to High Propagation Delay	Use an alternating 1 and 0 pattern at 200 Mb/s, measure at 50% V _{OD} between	0.5	2.4	3.5	ns		
t _{PHLD}	Differential High to Low Propagation Delay	input to output.	0.5	2.4	3.5	ns		
t _{SKD1}	Pulse Skew	lt _{PLHD} -t _{PHLD}		55	120	ps		
t _{skcc}	Output Channel to Channel Skew	Difference in propagation delay (t_{PLHD}) or t_{PHLD}) among all output channels in Splitter mode (any one input to all outputs).	0	130	315	ps		
t _{JIT}	Jitter (Note 5)	RJ - Clock Pattern 750 MHz (Note 6)		1.4	2.5	psrms		
		DJ - K28.5 Pattern 1.5 Gbps (Note 7)		42	75	psp-p		
		TJ - PRBS 2 ²³ -1 Pattern 1.5 Gbps (Note 8)		93	126	psp-p		
t _{ON}	LVDS Output Enable Time	Time from ENx to OUT± change from TRI-STATE to active.	50	110	150	ns		
t _{OFF}	LVDS Output Disable Time	Time from ENx to OUT± change from active to TRI-STATE.		5	12	ns		
t _{SW}	LVDS Switching Time SELx to OUT±	Time from configuration select (SELx) to new switch configuration effective for OUT±.		110	150	ns		

Note 1: "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

- Note 2: Typical parameters are measured at $V_{DD} = 3.3V$, $T_A = 25^{\circ}C$. They are for reference purposes, and are not production-tested.
- $\textbf{Note 3:} \ \, \textbf{Differential output voltage V}_{\text{OD}} \ \, \text{is defined as ABS}(\text{OUT+-OUT-}). \ \, \textbf{Differential input voltage V}_{\text{ID}} \ \, \text{is defined as ABS}(\text{IN+-IN-}).$
- $\textbf{Note 4:} \ \text{Output offset voltage V}_{\text{OS}} \ \text{is defined as the average of the LVDS single-ended output voltages at logic high and logic low states}.$
- Note 5: Jitter is not production tested, but guaranteed through characterization on a sample basis.

Note 6: Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. The input voltage = V_{ID} = 500mV, 50% duty cycle at 750MHz, t_r = t_r = 50ps (20% to 80%).

Note 7: Deterministic Jitter, or DJ, is measured to a histogram mean with a sample size of 350 hits. The input voltage = V_{ID} = 500mV, K28.5 pattern at 1.5 Gbps, $t_r = t_f = 50$ ps (20% to 80%). The K28.5 pattern is repeating bit streams of (0011111010 110000101).

Note 8: Total Jitter, or TJ, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture jitter has been subtracted. The input voltage = $V_{ID} = 500$ mV, 2^{23} -1 PRBS pattern at 1.5 Gbps, $t_r = t_f = 50$ ps (20% to 80%).

Timing Diagrams




FIGURE 3. LVDS Signals




FIGURE 4. LVDS Output Transition Time




FIGURE 5. LVDS Output Propagation Delay





FIGURE 6. Configuration and Output Enable/Disable Timing

Typical Performance


Total Jitter (T_.) vs. Bit Data Rate



30011942

Total Jitter measured at 0V differential while running a PRBS 2²³-1 pattern in single channel repeater mode. $V_{\rm CC}$ = 3.3V, $T_{\rm A}$ = +25°C, $V_{\rm ID}$ = 0.5V


Total Jitter (T_J) vs. Temperature



30011943

Total Jitter measured at 0V differential while running a PRBS 2^{23} -1 pattern in dual channel repeater mode. $V_{CC} = 3.3V$, $V_{ID} = 0.5V$, $V_{CM} = 1.2V$, 1.5 Gbps data rate

Physical Dimensions inches (millimeters) unless otherwise noted



LLP, Plastic, QUAD,
Order Number DS90CP02SP (1000 piece Tape and Reel),
DS90CP02SPX (4500 piece Tape and Reel)
NS Package Number SPA28A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	Solar Magic®	www.national.com/solarmagic	
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: ion.feedback@nsc.com