

# TLE8082ES

## Small engine management IC



[Order now](#)



[Technical documents](#)



[Family overview](#)




[Support](#)



RoHS

## Features

- Power supplies
  - Voltage pre-regulator with external FET
  - 5 V sensor supply (tracking 5 V supply input)
  - 5 V communication supply (tracking 5 V supply input)
- Permanent supply feature
  - dedicated KEY input
  - After-run functionality
- 4 low side drivers for inductive loads with overtemperature and overcurrent protection and open load/short to GND in off diagnosis
  - 3 low-side power stages
  - 1 low-side power stage with current measurement feature (O<sub>2</sub>-heater)
- Window watchdog module
- Serial Peripheral Interface (SPI)
- Green Product (RoHS compliant)



## Potential applications

All automotive applications, in particular

- Motorcycles, 2- and 3-wheelers and scooters
- Watercraft, marines and jet-skis
- Snow mobiles

## Product validation

Qualified for automotive applications. Product validation according to AEC-Q100.

## Description

The TLE8082ES is a companion IC to TLE8080-xEM or TLE8088EM that includes enhanced functions and features to support OBDII-compliant EURO5/ BHARATVI 2-/3-wheeler combustion engine systems with the focus on enhanced Electronic Fuel Injection (EFI) technologies.

It is protected against overtemperature and overcurrent and provides diagnostic features for each integrated power stage. The TLE8082ES integrates a pre-regulator for external FETs, a sensor supply, a communication supply for on-board transceivers, an SPI interface and four power stages to drive different load types used in engine management systems.

The IC is a compact and cost optimized solution to meet modern emission standards and regulations of engine management systems.

---

**Description**

| <b>Product type</b> | <b>Package</b> | <b>Marking</b> |
|---------------------|----------------|----------------|
| TLE8082ES           | PG-TSDSO-24    | TLE8082ES      |

## Table of contents

|          |                                                           |    |
|----------|-----------------------------------------------------------|----|
|          | <b>Features</b> .....                                     | 1  |
|          | <b>Potential applications</b> .....                       | 1  |
|          | <b>Product validation</b> .....                           | 1  |
|          | <b>Description</b> .....                                  | 1  |
|          | <b>Table of contents</b> .....                            | 3  |
| <b>1</b> | <b>Block diagram</b> .....                                | 6  |
| <b>2</b> | <b>Pin configuration</b> .....                            | 7  |
| <b>3</b> | <b>General product characteristics</b> .....              | 9  |
| 3.1      | Maximum ratings .....                                     | 9  |
| 3.2      | Electrostatic Discharge Robustness .....                  | 11 |
| 3.3      | Thermal resistance .....                                  | 11 |
| 3.4      | Functional range .....                                    | 12 |
| <b>4</b> | <b>Operation behavior</b> .....                           | 13 |
| 4.1      | Operation states .....                                    | 13 |
| 4.1.1    | State diagram .....                                       | 13 |
| 4.1.2    | Sleep state .....                                         | 15 |
| 4.1.3    | Wake-up state .....                                       | 16 |
| 4.1.4    | Power on reset (POR) state .....                          | 16 |
| 4.1.5    | Normal operation watchdog (WD) inactive state .....       | 17 |
| 4.1.6    | Normal operation watchdog (WD) safe state .....           | 17 |
| 4.1.7    | Normal operation watchdog (WD) ready state .....          | 18 |
| 4.1.8    | Afterrun watchdog (WD) ready state .....                  | 18 |
| 4.1.9    | Afterrun watchdog (WD) safe state .....                   | 19 |
| 4.1.10   | External reset state .....                                | 19 |
| 4.1.11   | Error state .....                                         | 20 |
| 4.1.12   | Reset timer state .....                                   | 20 |
| 4.2      | Reset .....                                               | 21 |
| 4.2.1    | Power On reset .....                                      | 21 |
| 4.2.2    | External reset (NRIO) .....                               | 21 |
| 4.2.3    | V5VI undervoltage reset .....                             | 21 |
| 4.2.4    | Watchdog reset function .....                             | 21 |
| 4.3      | Key detection .....                                       | 21 |
| 4.4      | Electrical characteristics operation behavior .....       | 22 |
| <b>5</b> | <b>Power supply and voltage monitoring function</b> ..... | 23 |
| 5.1      | Supply functions .....                                    | 23 |
| 5.1.1    | V5VI supply input .....                                   | 23 |
| 5.1.2    | Charge pump .....                                         | 23 |

## Table of contents

|           |                                                              |    |
|-----------|--------------------------------------------------------------|----|
| 5.1.3     | 6.5V Pre-regulator with external MOSFET .....                | 23 |
| 5.1.4     | 5 V Sensor supply .....                                      | 23 |
| 5.1.5     | 5 V Communication supply .....                               | 24 |
| 5.2       | Voltage monitoring .....                                     | 24 |
| 5.3       | Overtemperature protection .....                             | 25 |
| 5.3.1     | T5V Overtemperature monitoring .....                         | 25 |
| 5.3.2     | COM5V Overtemperature monitoring .....                       | 25 |
| 5.4       | Electrical characteristics power supplies .....              | 25 |
| <b>6</b>  | <b>Watchdog</b> .....                                        | 29 |
| 6.1       | Watchdog period .....                                        | 29 |
| 6.2       | Trigger of the watchdog - watchdog (WD) command .....        | 30 |
| 6.3       | Watchdog operation and error definition .....                | 30 |
| 6.4       | Watchdog state machine .....                                 | 31 |
| 6.5       | Watchdog error counter .....                                 | 33 |
| 6.6       | Electrical characteristics watchdog .....                    | 34 |
| <b>7</b>  | <b>Power stages</b> .....                                    | 36 |
| 7.1       | Outputs 1 to 3 - inductive load drivers .....                | 36 |
| 7.2       | Output 4 - O2 heater driver .....                            | 36 |
| 7.3       | Protection and diagnosis of low-side output stages .....     | 36 |
| 7.3.1     | Diagnosis in OFF-state .....                                 | 37 |
| 7.3.2     | Priority of diagnosis bit setting .....                      | 38 |
| 7.4       | Electrical characteristics power stages .....                | 38 |
| 7.5       | Switching time definition .....                              | 42 |
| <b>8</b>  | <b>Inputs and outputs</b> .....                              | 43 |
| 8.1       | Electrical characteristics inputs and outputs .....          | 43 |
| <b>9</b>  | <b>Serial Peripheral Interface (SPI)</b> .....               | 45 |
| 9.1       | Parallel SPI operation together with TLE8080ES .....         | 45 |
| 9.2       | SPI mode definition .....                                    | 45 |
| 9.3       | SPI data frame .....                                         | 46 |
| 9.4       | SPI send and response scheme .....                           | 46 |
| 9.5       | SPI timing diagram .....                                     | 47 |
| 9.6       | Electrical characteristics SPI .....                         | 48 |
| <b>10</b> | <b>Registers</b> .....                                       | 49 |
| 10.1      | Register Overview - TLE8082 (ascending Offset Address) ..... | 49 |
| 10.1.1    | Control Register Test .....                                  | 50 |
| 10.1.2    | General Diagnosis Register .....                             | 51 |
| 10.1.3    | Output Stage Diagnosis Register .....                        | 53 |
| 10.1.4    | Watchdog Register .....                                      | 55 |
| 10.1.5    | Configuration Register .....                                 | 57 |
| <b>11</b> | <b>Application information</b> .....                         | 58 |


---

**Table of contents**

|           |                                  |           |
|-----------|----------------------------------|-----------|
| <b>12</b> | <b>Package information .....</b> | <b>59</b> |
|           | <b>Revision history .....</b>    | <b>60</b> |
|           | <b>Disclaimer .....</b>          | <b>61</b> |

## Block diagram


### 1 Block diagram



**Figure 1** Block diagram

## Pin configuration

## 2 Pin configuration



**Figure 2** Pin configuration

**Table 1** Pin definition and functions

| Pin # | Pin name | Function | Description                                                                                                                                       |
|-------|----------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| 1     | VG       | OUT      | <b>Control Output of Pre-Regulator:</b> connect gate of external MOSFET, add external capacitor                                                   |
| 2     | V6VI     | IN       | <b>Pre-Regulator Control Input:</b> connect source of external MOSFET, supply input for sensor and communication supplies, add external capacitor |
| 3     | CP       | OUT      | <b>Charge-Pump Output:</b> add external capacitor                                                                                                 |
| 4     | VS       | IN       | <b>Battery Supply Input</b>                                                                                                                       |
| 5     | KEY      | IN       | <b>KEY Input</b>                                                                                                                                  |
| 6     | OUT4     | OUT      | <b>Low-Side Power Stage 4</b>                                                                                                                     |
| 7     | OUT3     | OUT      | <b>Low-Side Power Stage 3</b>                                                                                                                     |
| 8     | PGND     | GND      | <b>Power Ground:</b> connect to cooling tab, must be connected externally                                                                         |
| 9     | OUT2     | OUT      | <b>Low-Side Power Stage 2</b>                                                                                                                     |
| 10    | OUT1     | OUT      | <b>Low-Side Power Stage 1</b>                                                                                                                     |
| 11    | PGND     | GND      | <b>Power Ground:</b> connect to cooling tab, must be connected externally                                                                         |
| 12    | NRIO     | IN/OUT   | <b>Reset Input/Output:</b> open drain low active, add pull up resistor                                                                            |
| 13    | CSN      | IN       | <b>SPI Slave Chip Select Input</b>                                                                                                                |
| 14    | SCK      | IN       | <b>SPI Slave Clock Input</b>                                                                                                                      |
| 15    | SI       | IN       | <b>SPI Slave Data Input</b>                                                                                                                       |
| 16    | SO       | OUT      | <b>SPI Slave Data Output</b>                                                                                                                      |
| 17    | IN1      | IN       | <b>Control Input of Power Stage 1</b>                                                                                                             |
| 18    | IN23     | IN       | <b>Control Input of Power Stage 2 and 3</b>                                                                                                       |
| 19    | IN4      | IN       | <b>Control Input of Power Stage 4</b>                                                                                                             |

---

## Pin configuration

**Table 1**                      **Pin definition and functions (continued)**

| Pin # | Pin name | Function | Description                                                                           |
|-------|----------|----------|---------------------------------------------------------------------------------------|
| 20    | CFB4     | OUT      | <b>Current Feedback Output of Power Stage 4</b>                                       |
| 21    | COM5V    | OUT      | <b>5 V Communication Supply Output:</b> add external capacitor                        |
| 22    | AGND     | GND      | <b>Signal Ground</b>                                                                  |
| 23    | V5VI     | IN       | <b>5 V Main Supply Input:</b> reference voltage for sensor and communication supplies |
| 24    | T5V      | OUT      | <b>5 V Sensor Supply Output:</b> add external capacitor                               |



## General product characteristics

### 3 General product characteristics

#### 3.1 Maximum ratings

**Table 2** Maximum ratings

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                 | Symbol           | Values |      |      | Unit | Note or condition                                                                                                                         | P-Number |
|-------------------------------------------|------------------|--------|------|------|------|-------------------------------------------------------------------------------------------------------------------------------------------|----------|
|                                           |                  | Min.   | Typ. | Max. |      |                                                                                                                                           |          |
| Battery supply pin VS                     | $V_{VS, mr}$     | -0.3   | –    | 40   | V    |                                                                                                                                           | DS-34    |
| Charge pump pin CP                        | $V_{CP, mr}$     | -0.3   | –    | 40   | V    | In addition, the maximum ratings parameter <b>Charge pump pin CP to pin VS</b> must be observed.                                          | DS-35    |
| Charge pump pin CP to pin VS              | $V_{CP\_VS, mr}$ | -0.3   | –    | 6    | V    | $V_{CP\_VS, mr} = V_{CP} - V_{VS}$<br>In addition, the maximum ratings parameter <b>Charge pump pin CP</b> must be observed.              | DS-36    |
| Key detection input pin KEY               | $V_{KEY, mr}$    | -0.3   | –    | 40   | V    |                                                                                                                                           | DS-37    |
| Preregulator gate output pin VG           | $V_{VG, mr}$     | -0.3   | –    | 40   | V    | In addition, the maximum ratings parameter <b>Preregulator gate output pin VG to pin CP</b> must be observed.                             | DS-38    |
| Preregulator gate output pin VG to pin CP | $V_{VG\_CP, mr}$ | -40    | –    | 0.3  | V    | $V_{VG\_CP, mr} = V_{VG} - V_{CP}$<br>In addition, the maximum ratings parameter <b>Preregulator gate output pin VG</b> must be observed. | DS-40    |
| 6V input pin V6VI                         | $V_{V6VI, mr}$   | -0.3   | –    | 40   | V    |                                                                                                                                           | DS-41    |
| Sensor supply output pin T5V              | $V_{T5V, mr}$    | -1     | –    | 40   | V    |                                                                                                                                           | DS-42    |
| 5V supply input V5VI                      | $V_{V5VI, mr}$   | -0.3   | –    | 5.5  | V    |                                                                                                                                           | DS-43    |
| Analog ground pin AGND                    | $V_{AGND, mr}$   | -0.3   | –    | 0.3  | V    | related to PGND                                                                                                                           | DS-44    |
| Communication supply output COM5V         | $V_{COM5V, mr}$  | -0.3   | –    | 5.5  | V    |                                                                                                                                           | DS-45    |

## General product characteristics

**Table 2 Maximum ratings (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                        | Symbol                    | Values |      |      | Unit | Note or condition                                                                                                                                    | P-Number |
|----------------------------------|---------------------------|--------|------|------|------|------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
|                                  |                           | Min.   | Typ. | Max. |      |                                                                                                                                                      |          |
| Current feedback output pin CFB4 | $V_{\text{CFB4, mr}}$     | -0.3   | –    | 5.5  | V    |                                                                                                                                                      | DS-46    |
| Direct input pin IN1             | $V_{\text{IN1, mr}}$      | -0.3   | –    | 5.5  | V    |                                                                                                                                                      | DS-47    |
| Direct drive input pin IN23      | $V_{\text{IN23, mr}}$     | -0.3   | –    | 5.5  | V    |                                                                                                                                                      | DS-264   |
| Direct drive input pin IN4       | $V_{\text{IN4, mr}}$      | -0.3   | –    | 5.5  | V    |                                                                                                                                                      | DS-48    |
| SPI output pin SO                | $V_{\text{SO, mr}}$       | -0.3   | –    | 5.5  | V    | In addition, the maximum ratings parameter <b>SPI output pin SO to pin V5VI</b> must be observed.                                                    | DS-49    |
| SPI output pin SO to pin V5VI    | $V_{\text{SO, V5VI, mr}}$ | -5.5   | –    | 0.3  | V    | $V_{\text{SO, V5VI, mr}} = V_{\text{SO}} - V_{\text{V5VI}}$<br>In addition, the maximum ratings parameter <b>SPI output pin SO</b> must be observed. | DS-266   |
| SPI input pin SI                 | $V_{\text{SI, mr}}$       | -0.3   | –    | 5.5  | V    |                                                                                                                                                      | DS-50    |
| SPI clock input pin SCK          | $V_{\text{SCK, mr}}$      | -0.3   | –    | 5.5  | V    |                                                                                                                                                      | DS-51    |
| SPI chip select input pin CSN    | $V_{\text{CSN, mr}}$      | -0.3   | –    | 5.5  | V    |                                                                                                                                                      | DS-52    |
| Reset input output pin NRIO      | $V_{\text{NRIO, mr}}$     | -0.3   | –    | 5.5  | V    |                                                                                                                                                      | DS-53    |
| Power stage output OUT1          | $V_{\text{OUT1, mr}}$     | -0.3   | –    | 50   | V    | repetitive clamping allowed                                                                                                                          | DS-54    |
| Power stage output OUT2          | $V_{\text{OUT2, mr}}$     | -0.3   | –    | 50   | V    | repetitive clamping allowed                                                                                                                          | DS-55    |
| Power stage output OUT3          | $V_{\text{OUT3, mr}}$     | -0.3   | –    | 35   | V    | repetitive clamping allowed                                                                                                                          | DS-56    |
| Power stage output OUT4          | $V_{\text{OUT4, mr}}$     | -0.3   | –    | 35   | V    | repetitive clamping allowed                                                                                                                          | DS-57    |

**Note:** Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## General product characteristics

*Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.*

### 3.2 Electrostatic Discharge Robustness

**Table 3** Electrostatic Discharge Robustness

| Parameter                          | Symbol               | Values |      |      | Unit | Note or condition                                                                                    | P-Number |
|------------------------------------|----------------------|--------|------|------|------|------------------------------------------------------------------------------------------------------|----------|
|                                    |                      | Min.   | Typ. | Max. |      |                                                                                                      |          |
| HBM ESD robustness for global pins | $V_{\text{HBM,glo}}$ | -4     | –    | 4    | kV   | acc. ANSI/ESDA/JEDEC JS-001 (1.5 k $\Omega$ , 100 pF)<br>for pins VS, V6VI, T5V, KEY, OUT1-4 to PGND | DS-58    |
| HBM ESD robustness for local pins  | $V_{\text{HBM,loc}}$ | -2     | –    | 2    | kV   | acc. ANSI/ESDA/JEDEC JS-001 (1.5 k $\Omega$ , 100 pF)<br>remaining pins                              | DS-59    |
| CDM ESD robustness corner pins     | $V_{\text{CDM,cor}}$ | -750   | –    | 750  | V    | acc. JESD22-C101<br>corner pins 1, 12, 13, 24                                                        | DS-60    |
| CDM ESD robustness remaining pins  | $V_{\text{CDM}}$     | -500   | –    | 500  | V    | acc. JESD22-C101<br>remaining pins                                                                   | DS-61    |

*Note:* A "local" pin carries a signal or power which does not leave the application board. It remains on the application PCB as a signal between two components.  
A "global" pin carries a signal or power which enters or leaves the application board without any active component in between.

### 3.3 Thermal resistance

**Table 4** Thermal resistance

| Parameter                           | Symbol              | Values |      |      | Unit | Note or condition | P-Number |
|-------------------------------------|---------------------|--------|------|------|------|-------------------|----------|
|                                     |                     | Min.   | Typ. | Max. |      |                   |          |
| Thermal resistance junction to case | $R_{\text{th,j-c}}$ | –      | 1.3  | 1.5  | K/W  |                   | DS-288   |

**General product characteristics**

### 3.4 Functional range

**Table 5 Functional range**

| Parameter                                | Symbol       | Values |      |      | Unit | Note or condition | P-Number |
|------------------------------------------|--------------|--------|------|------|------|-------------------|----------|
|                                          |              | Min.   | Typ. | Max. |      |                   |          |
| Supply voltage in normal operation range | $V_{VS,nop}$ | 6      | –    | 40   | V    |                   | DS-62    |
| Supply voltage in low battery condition  | $V_{VS,low}$ | 3.5    | –    | 6    | V    |                   | DS-63    |
| Operating temperature range              | $T_J$        | -40    | –    | 150  | °C   |                   | DS-64    |
| Storage temperature range                | $T_{stg}$    | -55    | –    | 150  | °C   |                   | DS-65    |

## Operation behavior

### 4 Operation behavior


#### 4.1 Operation states

The TLE8082ES implements 11 operations states:

- Sleep state
- Wake-up state
- Power on reset (POR) state
- Normal operation watchdog (WD) inactive state
- Normal operation watchdog (WD) safe state
- Normal operation watchdog (WD) ready state
- Afterrun watchdog safe state
- Afterrun watchdog ready state
- External reset state
- Error state and
- Reset timer state

##### 4.1.1 State diagram

The state diagram is valid for VS voltage levels above the **VS reset threshold** (see DS-278 and DS-279). The device starts in sleep mode after power up.




**Figure 3** Operation state diagram

## Operation behavior

**Table 6**                      **State diagram terms and descriptions**

| Term              | Description                                                                                                                            |
|-------------------|----------------------------------------------------------------------------------------------------------------------------------------|
| KEY               | Key on detection, see <a href="#">Chapter 4.3</a><br>ON: high voltage level at pin KEY<br>OFF: low voltage level at pin KEY            |
| V5VIUV            | 5 V undervoltage detection at pin V5VI<br>Diag0.V5VIUV = 0: voltage in operational range<br>Diag0.V5VIUV = 1: undervoltage at pin V5VI |
| AE                | Afterrun setting<br>Config.AE = 0: afterrun disabled<br>Config.AE = 1: afterrun enabled                                                |
| NRIO              | logic status of NRIO pin<br>NRIO = 0: logic low level<br>NRIO = 1: logic high level                                                    |
| Write WD register | SPI write access to watchdog register                                                                                                  |
| Watchdog reset    | see <a href="#">Chapter 4.2.4</a>                                                                                                      |
| Error             | watchdog reset OR Diag0.V5VIUV = 1 (boolean OR)                                                                                        |
| No error          | no watchdog reset AND Diag0.V5VIUV = 0 (boolean AND)                                                                                   |



**Figure 4**                      **Detailed states movement**

---

**Operation behavior**

### **4.1.2 Sleep state**

In the Sleep state, the TLE8082ES is inactive. The current consumption in Sleep state at pin VS is **VS sleep current**.

**Table 7 Sleep state**

| <b>Function</b>                                            | <b>Status</b>    | <b>Note</b>                  |
|------------------------------------------------------------|------------------|------------------------------|
| Pre-regulator; 5 V Sensor supply, 5 V Communication supply | disabled         | no internal supply available |
| Power stages                                               | disabled         |                              |
| SPI                                                        | no communication |                              |
| Register                                                   | reset            |                              |
| Watchdog                                                   | reset            |                              |
| Key input pin KEY                                          | low              | driven from outside          |
| Reset output pin NRIO                                      | not defined      | no internal supply available |

## Operation behavior

### 4.1.3 Wake-up state

In the Wake-up state, all function of the TLE8082ES are ramping up.

**Table 8** Wake-up state

| Function                                                   | Status           | Note                                                                     |
|------------------------------------------------------------|------------------|--------------------------------------------------------------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | ramp up          | Sensor and communication supply referring to voltage at pin V5VI         |
| Power stages                                               | disabled         |                                                                          |
| SPI                                                        | no communication |                                                                          |
| Register                                                   | reset            |                                                                          |
| Key input pin KEY                                          | high             | driven from outside                                                      |
| Reset output pin NRIO                                      | active low       | after V5VI supply ramp up;<br>pull down transistor driven by V5VI supply |

### 4.1.4 Power on reset (POR) state

In the POR state, the pin NRIO is kept low for the **Power On reset time**.

**Table 9** POR state

| Function                                                   | Status           | Note                                                                                                     |
|------------------------------------------------------------|------------------|----------------------------------------------------------------------------------------------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | ramped up        | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> ) |
| Power stages                                               | disabled         |                                                                                                          |
| SPI                                                        | no communication |                                                                                                          |
| Register                                                   | reset            |                                                                                                          |
| Watchdog                                                   | reset            |                                                                                                          |
| Key input pin KEY                                          | high             | driven from outside                                                                                      |
| Reset output pin NRIO                                      | active low       | pull down transistor driven by V5VI supply                                                               |



## Operation behavior

### 4.1.5 Normal operation watchdog (WD) inactive state

In the Normal operation WD inactive state, all functions are working according to their definitions.

**Table 10** Normal Operation WD inactive state

| Function                                                   | Status                                                                                                   | Note                |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|---------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> ) |                     |
| Power stages                                               | disabled                                                                                                 |                     |
| SPI                                                        | communication enabled                                                                                    |                     |
| Register                                                   | normal access                                                                                            |                     |
| Watchdog                                                   | waiting for watchdog command                                                                             |                     |
| Key input pin KEY                                          | high                                                                                                     | driven from outside |
| Reset output pin NRIO                                      | high                                                                                                     |                     |

### 4.1.6 Normal operation watchdog (WD) safe state

In the Normal operation WD safe state, all functions are working according to their definitions.

**Table 11** Normal operation WD safe state

| Function                                                   | Status                                                                                                   | Note                |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|---------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> ) |                     |
| Power stages                                               | disabled                                                                                                 |                     |
| SPI                                                        | communication enabled                                                                                    |                     |
| Register                                                   | normal access                                                                                            |                     |
| Watchdog                                                   | watchdog period running, EC>4                                                                            |                     |
| Key input pin KEY                                          | high                                                                                                     | driven from outside |
| Reset output pin NRIO                                      | high                                                                                                     |                     |

## Operation behavior

### 4.1.7 Normal operation watchdog (WD) ready state

In the Normal operation WD ready state, all functions are working according to their definitions.

**Table 12** Normal operation WD ready state

| Function                                                   | Status                                                                                                   | Note                |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|---------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> ) |                     |
| Power stages                                               | controlled by microcontroller                                                                            |                     |
| SPI                                                        | communication enabled                                                                                    |                     |
| Register                                                   | normal access                                                                                            |                     |
| Watchdog                                                   | watchdog period running, EC<5                                                                            |                     |
| Key input pin KEY                                          | high                                                                                                     | driven from outside |
| Reset output pin NRIO                                      | high                                                                                                     |                     |

### 4.1.8 Afterrun watchdog (WD) ready state

In the Afterrun WD ready state state, all functions are working according to their definitions. The only difference to the Normal operation states is that ramp down is controlled by the microcontroller via SPI communication. The bit AE is set to "1".

**Table 13** Afterrun WD ready state

| Function                                                   | Status                                                                                                   | Note                |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|---------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> ) |                     |
| Power stages                                               | controlled by microcontroller                                                                            |                     |
| SPI                                                        | communication enabled                                                                                    |                     |
| Register                                                   | normal access                                                                                            |                     |
| Watchdog                                                   | watchdog period running, EC<5                                                                            |                     |
| Key input pin KEY                                          | low                                                                                                      | driven from outside |
| Reset output pin NRIO                                      | high                                                                                                     |                     |

## Operation behavior

### 4.1.9 Afterrun watchdog (WD) safe state

In the Afterrun WD safe state, all functions are working according to their definitions. The only difference to the Normal operation states is that ramp down is controlled by the microcontroller via SPI communication. The bit AE is set to "1".

**Table 14 Afterrun WD safe state**

| Function                                                   | Status                                                                                                   | Note                |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|---------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> ) |                     |
| Power stages                                               | disabled                                                                                                 |                     |
| SPI                                                        | communication enabled                                                                                    |                     |
| Register                                                   | normal access                                                                                            |                     |
| Watchdog                                                   | watchdog period running, EC>4                                                                            |                     |
| Key input pin KEY                                          | low                                                                                                      | driven from outside |
| Reset output pin NRIO                                      | high                                                                                                     |                     |

### 4.1.10 External reset state

If an external device requests a reset at the pin NRIO, the external reset state is entered.

**Table 15 External reset state**

| Function                                                   | Status                                                                                                     | Note                                       |
|------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|--------------------------------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> )   |                                            |
| Power stages                                               | disabled                                                                                                   |                                            |
| SPI                                                        | communication disabled                                                                                     |                                            |
| Register                                                   | Diag 0 register bits V5VIUV, V5VIOV, WDRES, NRIORES according to the status of the device, remaining reset |                                            |
| Watchdog                                                   | WD inactive state                                                                                          |                                            |
| Key input pin KEY                                          | high                                                                                                       | driven from outside                        |
| Reset output pin NRIO                                      | low                                                                                                        | pull down transistor driven by V5VI supply |

## Operation behavior

### 4.1.11 Error state

If an error of the system is detected, the error state is entered.

**Table 16 Error state**

| Function                                                   | Status                                                                                                   | Note                                       |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|--------------------------------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> ) |                                            |
| Power stages                                               | disabled                                                                                                 |                                            |
| SPI                                                        | communication disabled                                                                                   |                                            |
| Register                                                   | Diag 0 register bits V5VIUV, V5VIOV, WDRES, NRIORES acc. status of the device, remaining reset           |                                            |
| Watchdog                                                   | WD inactive state                                                                                        |                                            |
| Key input pin KEY                                          | high                                                                                                     | driven from outside                        |
| Reset output pin NRIO                                      | active low                                                                                               | pull down transistor driven by V5VI supply |

### 4.1.12 Reset timer state

After all errors have been disappeared, the reset timer state is entered.

**Table 17 Reset timer state**

| Function                                                   | Status                                                                                                   | Note                                       |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|--------------------------------------------|
| Pre-regulator, 5 V Sensor supply, 5 V Communication supply | output voltage according to Electrical characteristics external supplies (see <a href="#">Table 19</a> ) |                                            |
| Power stages                                               | disabled                                                                                                 |                                            |
| SPI                                                        | communication disabled                                                                                   |                                            |
| Register                                                   | Diag 0 register bits V5VIUV, V5VIOV, WDRES, NRIORES acc. status of the device, remaining reset           |                                            |
| Watchdog                                                   | WD inactive state                                                                                        |                                            |
| Key input pin KEY                                          | high                                                                                                     | driven from outside                        |
| Reset output pin NRIO                                      | active low                                                                                               | pull down transistor driven by V5VI supply |

---

## Operation behavior

### 4.2 Reset

The TLE8082ES implements following resets:

- Power on reset
- Operation reset:
  - external reset (NRIO)
  - V5VI undervoltage reset
  - watchdog reset

#### 4.2.1 Power On reset

After an internal and external V5VI supply ramp up, a power on reset (POR) is performed. The pin NRIO is kept low for **Power On reset time**.

The status of the device after a POR is described in [Chapter 4.1.4](#).

#### 4.2.2 External reset (NRIO)

The pin NRIO is an input/output pin. The output consists of an open drain pull down transistor. The pull down transistor is supplied by the pin V5VI.

An external reset (NRIO externally pulled to low) can only be detected if the pin is internally not pulled low e.g. in error state (see Operation states).

An input filter for the low level detection at the pin NRIO is implemented to suppress disturbances. The filter time is **NRIO input filter time**. If an external reset is detected, the bit NRIORES in register DIAG0 is set. The bit is cleared after an SPI readout.

#### 4.2.3 V5VI undervoltage reset

If an undervoltage according to V5VI Undervoltage monitoring (see [Chapter 5.2](#)) is detected, the pin NRIO is switched to low. After recovery, the pin NRIO is kept low for **Operation reset time**.

The device status is changed according to the definition in Operation states (see [Chapter 4.1](#)).

#### 4.2.4 Watchdog reset function

The watchdog reset is generated by the watchdog (see [Chapter 6](#)) and bit WDRES in register DIAG0 is set. After readout of DIAG0 the bit WDRES is reset. The pin NRIO is kept low for **Operation reset time**.

The status of the device is changed according to the Operation states (see [Chapter 4.1](#)).

### 4.3 Key detection

The TLE8082ES implements a voltage detection function at the pin KEY.

An "ON" is detected with a voltage at pin KEY higher than **Key On detection threshold** for a time longer than **Key detection filter time**. The TLE8082ES starts working according to the description in Operation states (see [Chapter 4.1](#)).

An "OFF" is detected with a voltage at pin KEY lower than **Key On detection threshold** for a time longer than **Key detection filter time**. The TLE8082ES reacts according to the Operation states (see [Chapter 4.1](#)).

For noise suppression, a **Key On detection hysteresis** is implemented. The key on detection status is indicated by the bit KEY in register DIAG0.

## Operation behavior

### 4.4 Electrical characteristics operation behavior

**Table 18** Electrical characteristics operation behavior

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{VSVI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                            | Symbol            | Values |      |      | Unit          | Note or condition                                                 | P-Number |
|--------------------------------------|-------------------|--------|------|------|---------------|-------------------------------------------------------------------|----------|
|                                      |                   | Min.   | Typ. | Max. |               |                                                                   |          |
| Key On detection threshold - rising  | $V_{KEY,th,rise}$ | 3.5    | –    | 4.5  | V             |                                                                   | DS-276   |
| Key On detection threshold - falling | $V_{KEY,th,fall}$ | 2.5    | –    | 4.5  | V             |                                                                   | DS-277   |
| Key On detection hysteresis          | $V_{KEY,hys}$     | 0.35   | –    | 1.5  | V             |                                                                   | DS-110   |
| Key input current                    | $I_{KEY}$         | –      | –    | 200  | $\mu\text{A}$ | $V_{KEY} = 4.5\text{ V}$                                          | DS-111   |
| Key detection filter time            | $t_{KEY,f}$       | 100    | –    | 500  | $\mu\text{s}$ |                                                                   | DS-112   |
| VS sleep current                     | $I_{VS,sleep}$    | –      | –    | 0.5  | $\mu\text{A}$ | $V_{VS} = 14\text{ V}$ , $T_J = 25^{\circ}\text{C}$ , sleep state | DS-113   |
| VS operation current                 | $I_{VS,op}$       | –      | –    | 16   | mA            | $V_{VS} = 14\text{ V}$                                            | DS-292   |
| Power On reset time                  | $t_{res,POR}$     | 10     | –    | 15   | ms            |                                                                   | DS-114   |
| Operation reset time                 | $t_{res,op}$      | 1      | –    | 2    | ms            |                                                                   | DS-115   |
| NRIO input filter time               | $t_{fil,NRIO}$    | 8      | –    | 16   | $\mu\text{s}$ |                                                                   | DS-116   |
| VS reset threshold - rising          | $V_{VS,res,rise}$ | 2      | –    | 4    | V             |                                                                   | DS-278   |
| VS reset threshold - falling         | $V_{VS,res,fall}$ | 2      | –    | 3.5  | V             |                                                                   | DS-279   |

## **5 Power supply and voltage monitoring function**

### **5.1 Supply functions**

The TLE8082ES implements:

- one internal charge pump
- one pre-regulator controlling an external n-channel MOSFET
- one 5 V sensor supply with reverse supply protection
- one 5 V communication supply

#### **5.1.1 V5VI supply input**

The V5VI supply input is used as reference voltage for the 5 V sensor and 5 V communication supply. Additionally, it supplies the SPI output buffer and power stage gate drivers.

The 5 V main supply of the electronic control unit (ECU) has to be connected to the pin V5VI.

#### **5.1.2 Charge pump**

An internal charge pump is implemented for low drop operation. An external capacitor at CP pin must be connected to AGND.

#### **5.1.3 6.5V Pre-regulator with external MOSFET**

The pre-regulator regulates the voltage at pin V6VI to **Pre-regulator output voltage** via the gate voltage of an external n-channel MOSFET. In normal operation, the maximum output level of pin VG is defined by **Pre-regulator voltage drop VS to VG - normal operation** and **Pre-regulator delta voltage VG to VS - low battery**.

The drain of the external MOSFET and the pin VS are connected to the same supply node, normally battery supply.

The function of the pre-regulator is verified with Infineon MOSFET IPD30N06S2L-23.

For stable operation and ripple reduction capacitors are recommended at pin V6VI, pin VG, and pin CP.

#### **5.1.4 5 V Sensor supply**

The output T5V of the 5 V sensor supply follows the voltage level at pin V5VI. The sensor supply is supplied out of pin V6VI.

The output is protected against overload (e.g short to GND) and overtemperature. In case of an overcurrent, the output current is limited and the diagnosis bit is set. The diagnosis bit is cleared with a readout of register DIAG0 if no overcurrent is present anymore.

The output is protected against reverse supply to pin V6VI.

The 5 V sensor supply is designed for low battery operation (see **Sensor supply low drop resistance**).

The 5 V sensor supply can be deactivated through SPI configuration of bit COM5VEN in the CONFIG register.

A capacitor at the pin T5V is recommended for stable operation and ripple reduction.

---

**Power supply and voltage monitoring function**

### **5.1.5 5 V Communication supply**

The output COM5V of the 5 V communication supply follows the voltage level at pin V5VI. The communication supply is supplied out of pin V6VI.

The output is protected against overload (e.g short to GND) and overtemperature. In case of an overcurrent, the output current is limited and the diagnosis bit is set. The diagnosis bit is cleared with a readout of register DIAG0 if no overcurrent is present anymore.

The 5 V communication supply is designed for low battery operation (see **Communication supply low drop resistance**).

The 5 V communication supply can be deactivated through SPI configuration of bit T5VEN in the CONFIG register.

A capacitor, at the pin COM5V is recommended for stable operation and ripple reduction.

## **5.2 Voltage monitoring**

The TLE8082ES implements an undervoltage detection and overvoltage detection at pins V5VI, T5V and COM5V. All undervoltage and overvoltage diagnosis bits are located in the register DIAG0.

The V5VI undervoltage detection monitors the pin V5VI. Two thresholds are implemented, one for rising voltages and one for falling voltages. For falling voltages the diagnosis bit is set if the voltage level is below the **V5VI Undervoltage detection threshold 2**. If the voltage level is above **V5VI Undervoltage detection threshold 1**, the diagnosis bit is reset after an SPI read out. An **Undervoltage detection filter time** is implemented. In case of an undervoltage, the V5VI undervoltage reset is triggered (see [Chapter 4.2](#)).

The V5VI overvoltage detection monitors the pin V5VI. For voltage levels above **V5VI Overvoltage detection threshold**, the diagnosis bit is set. If the voltage level is below the threshold, the diagnosis bit is reset after an SPI read out. An **Overvoltage detection hysteresis** and an **Overvoltage detection filter time** are implemented.

The T5V undervoltage detection monitors the pin T5V. For voltage levels below the **T5V Undervoltage detection threshold**, the diagnosis bit is set. If the voltage level is above the threshold, the diagnosis bit is reset after an SPI read out. An **Undervoltage detection hysteresis** and an **Undervoltage detection filter time** are implemented.

The T5V overvoltage detection monitors the pin T5V. For voltage levels above the **T5V Overvoltage detection threshold**, the diagnosis bit is set. If the voltage level is below the threshold, the diagnosis bit is reset after an SPI read out. An **Overvoltage detection hysteresis** and an **Overvoltage detection filter time** are implemented.

The COM5V undervoltage detection monitors the pin COM5V. For voltage levels below the **COM5V Undervoltage detection threshold** the diagnosis bit is set. If the voltage level is above the threshold, the diagnosis bit is reset after an SPI read out. An **Undervoltage detection hysteresis** and an **Undervoltage detection filter time** are implemented.

The COM5V overvoltage detection monitors the pin COM5V. For voltage levels above the **COM5V Overvoltage detection threshold** the diagnosis bit is set. If the voltage level is below the threshold, the diagnosis bit is reset after an SPI read out. An **Overvoltage detection hysteresis** and an **Overvoltage detection filter time** are implemented.



## Power supply and voltage monitoring function

### 5.3 Overtemperature protection

#### 5.3.1 T5V Overtemperature monitoring

The T5V overtemperature monitoring protects the sensor supply T5V against high temperatures. For temperatures above the **T5V Overtemperature detection threshold**, the diagnosis bit T5VOT in register DIAG0 is set. If the temperature level is below the threshold, the diagnosis bit is reset after an SPI read out. An **Overtemperature detection hysteresis** and an **Overtemperature filter time** are implemented.

#### 5.3.2 COM5V Overtemperature monitoring

The COM5V overtemperature monitoring protects the communication supply COM5V against high temperatures. For temperatures above the **COM5V Overtemperature detection threshold**, the diagnosis bit COM5VOT in register DIAG0 is set. If the temperature level is below the threshold, the diagnosis bit is reset after an SPI read out.

An **Overtemperature detection hysteresis** and an **Overtemperature filter time** are implemented.

### 5.4 Electrical characteristics power supplies

**Table 19** Electrical characteristics power supplies

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{V5VI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                              | Symbol             | Values |      |      | Unit          | Note or condition                                                                                                                          | P-Number |
|--------------------------------------------------------|--------------------|--------|------|------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------|----------|
|                                                        |                    | Min.   | Typ. | Max. |               |                                                                                                                                            |          |
| Pre-regulator output voltage                           | $V_{V6VI}$         | 6      | 6.5  | 7    | V             |                                                                                                                                            | DS-155   |
| Pre-regulator voltage drop VS to VG - normal operation | $V_{VS-VG}$        | –      | –    | 2    | V             | $V_{VS} \geq 12\text{ V}$ ; $V_{V6VI} < 6\text{ V}$<br>$V_{VS-VG} = V_{VS} - V_{VG}$<br>capacitive load at pin VG                          | DS-281   |
| Pre-regulator delta voltage VG to VS - low battery     | $\Delta V_{VG-VS}$ | 3.5    | –    | –    | V             | $4.5\text{ V} \leq V_{VS} \leq 12\text{ V}$ ; $V_{V6VI} < 6\text{ V}$<br>$\Delta V_{VG-VS} = V_{VG} - V_{VS}$<br>capacitive load at pin VG | DS-280   |
| Capacitor at pin VG                                    | $C_{VG}$           | –      | 4.7  | –    | nF            | connect to AGND                                                                                                                            | DS-158   |
| Capacitor at pin V6VI                                  | $C_{V6VI}$         | –      | 20   | –    | $\mu\text{F}$ | $I_{\text{COM5V}} \geq 35\text{ mA}$ ; connect to AGND                                                                                     | DS-159   |
| Capacitor at pin CP                                    | $C_{CP}$           | –      | 4.7  | –    | nF            | connect to AGND; no static load                                                                                                            | DS-160   |
| V5VI current consumption                               | $I_{V5VI}$         | –      | –    | 1.5  | mA            | no SPI communication, power stages disabled                                                                                                | DS-293   |

**Power supply and voltage monitoring function**

**Table 19**      **Electrical characteristics power supplies (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{V5VI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                | Symbol                 | Values |      |      | Unit          | Note or condition                                                                           | P-Number |
|------------------------------------------|------------------------|--------|------|------|---------------|---------------------------------------------------------------------------------------------|----------|
|                                          |                        | Min.   | Typ. | Max. |               |                                                                                             |          |
| Sensor supply tracking accuracy          | $\Delta V_{T5V,acc}$   | -10    | –    | 10   | mV            | $\Delta V_{T5V} = V_{T5V} - V_{V5VI}$<br>$2.9\text{ V} \leq V_{V5VI} \leq 5.1\text{ V}$     | DS-161   |
| Sensor supply operation current          | $I_{T5V,op}$           | –      | –    | 150  | mA            |                                                                                             | DS-162   |
| Sensor supply current limitation         | $I_{T5V,lim}$          | 150    | –    | –    | mA            |                                                                                             | DS-163   |
| Sensor supply sleep current              | $I_{T5V,sleep}$        | –      | –    | 0.5  | $\mu\text{A}$ | $V_{T5V} = 0\text{ V}$                                                                      | DS-291   |
| Sensor supply low drop resistance        | $R_{T5V,low}$          | –      | –    | 3.3  | $\Omega$      | $V_{V6VI} = V_{VS} = V_{V5VI} = 4.5\text{ V}$                                               | DS-164   |
| Capacitor at pin T5V                     | $C_{T5V}$              | –      | 10   | –    | nF            | connect to AGND                                                                             | DS-165   |
| Communication supply tracking accuracy   | $\Delta V_{COM5V,acc}$ | -35    | –    | 35   | mV            | $\Delta V_{COM5V} = V_{COM5V} - V_{V5VI}$<br>$2.9\text{ V} \leq V_{V5VI} \leq 5.1\text{ V}$ | DS-166   |
| Communication supply operation current   | $I_{COM5V,op}$         | –      | –    | 200  | mA            |                                                                                             | DS-167   |
| Communication supply current limitation  | $I_{COM5V,lim}$        | 200    | –    | –    | mA            |                                                                                             | DS-168   |
| Communication supply sleep current       | $I_{COM5V,sleep}$      | –      | –    | 0.5  | $\mu\text{A}$ | $V_{COM5V} = 0\text{ V}$                                                                    | DS-294   |
| Communication supply low drop resistance | $R_{COM5V,low}$        | –      | –    | 2    | $\Omega$      | $V_{V6VI} = V_{VS} = V_{V5VI} = 4.5\text{ V}$                                               | DS-169   |

**Power supply and voltage monitoring function**

**Table 19**      **Electrical characteristics power supplies (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{V5VI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                               | Symbol                   | Values |      |      | Unit          | Note or condition                                     | P-Number |
|-----------------------------------------|--------------------------|--------|------|------|---------------|-------------------------------------------------------|----------|
|                                         |                          | Min.   | Typ. | Max. |               |                                                       |          |
| Capacitor at pin COM5V                  | $C_{\text{COM5V}}$       | –      | 10   | –    | $\mu\text{F}$ | $I_{\text{COM5V}} \geq 7\text{ mA}$ ; connect to AGND | DS-170   |
| V5VI Undervoltage detection threshold 1 | $V_{V5VI,UV,th1}$        | 4.1    | –    | 4.8  | V             |                                                       | DS-171   |
| V5VI Undervoltage detection threshold 2 | $V_{V5VI,UV,th2}$        | 2.8    | –    | 3.2  | V             |                                                       | DS-172   |
| T5V Undervoltage detection threshold    | $V_{T5V,UV,th}$          | 4.25   | –    | 4.85 | V             |                                                       | DS-173   |
| COM5V Undervoltage detection threshold  | $V_{\text{COM5V},UV,th}$ | 4.25   | –    | 4.85 | V             |                                                       | DS-174   |
| V5VI Overvoltage detection threshold    | $V_{V5VI,OV,th}$         | 5.1    | –    | 5.85 | V             |                                                       | DS-175   |
| T5V Overvoltage detection threshold     | $V_{T5V,OV,th}$          | 5.1    | –    | 5.8  | V             |                                                       | DS-176   |
| COM5V Overvoltage detection threshold   | $V_{\text{COM5V},OV,th}$ | 5.1    | –    | 5.8  | V             |                                                       | DS-177   |
| Undervoltage detection hysteresis       | $V_{UV,hys}$             | 10     | –    | 100  | mV            |                                                       | DS-178   |
| Overvoltage detection hysteresis        | $V_{OV,hys}$             | 10     | –    | 130  | mV            |                                                       | DS-179   |
| Undervoltage detection filter time      | $t_{UV,fil}$             | 5      | –    | 15   | $\mu\text{s}$ |                                                       | DS-180   |

**Power supply and voltage monitoring function**

**Table 19 Electrical characteristics power supplies (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{VSVI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                 | Symbol         | Values |      |      | Unit               | Note or condition | P-Number |
|-------------------------------------------|----------------|--------|------|------|--------------------|-------------------|----------|
|                                           |                | Min.   | Typ. | Max. |                    |                   |          |
| Overvoltage detection filter time         | $t_{OV,fil}$   | 5      | –    | 15   | $\mu\text{s}$      |                   | DS-181   |
| T5V Overtemperature detection threshold   | $T_{T5V,ot}$   | 150    | –    | 200  | $^{\circ}\text{C}$ |                   | DS-182   |
| COM5V Overtemperature detection threshold | $T_{COM5V,ot}$ | 150    | –    | 200  | $^{\circ}\text{C}$ |                   | DS-183   |
| Overtemperature detection hysteresis      | $T_{hys}$      | –      | 20   | –    | $^{\circ}\text{C}$ |                   | DS-184   |
| Overtemperature filter time               | $t_{ot}$       | 10     | –    | 20   | $\mu\text{s}$      |                   | DS-185   |


## Watchdog

### 6 Watchdog

The device implements a window watchdog with a closed and an open time window serviced by a watchdog command via SPI.

The watchdog consists of:


- a watchdog state machine and
- an error counter



**Figure 5** Watchdog function diagram

#### 6.1 Watchdog period

The watchdog period  $t_{WD,per}$  consists of a closed window  $t_{cw}$  and an open window  $t_{ow}$ .



**Figure 6** Watchdog period

The watchdog period time  $t_{WD,per}$  can be configured to 4 different values by setting the bit WDP in the WD register. The open window can be configured to a short and a long value for each watchdog period value with the bit WDW in the WD register. The configuration of the watchdog period can be changed together with the watchdog command.

**Table 20** Watchdog period configuration (all values are typical values)

| Watchdog period $t_{WD,per}$  | Open window setting | Open window time $t_{ow}$   | Closed window time $t_{cw}$ |
|-------------------------------|---------------------|-----------------------------|-----------------------------|
| $t_{WD,per1} = 32 \text{ ms}$ | short               | $t_{ow1,s} = 4 \text{ ms}$  | 28 ms                       |
| $t_{WD,per1} = 32 \text{ ms}$ | long                | $t_{ow1,l} = 8 \text{ ms}$  | 24 ms                       |
| $t_{WD,per2} = 48 \text{ ms}$ | short               | $t_{ow2,s} = 8 \text{ ms}$  | 40 ms                       |
| $t_{WD,per2} = 48 \text{ ms}$ | long                | $t_{ow2,l} = 12 \text{ ms}$ | 36 ms                       |

## Watchdog


**Table 20** Watchdog period configuration (all values are typical values) (continued)

| Watchdog period $t_{WD,per}$   | Open window setting | Open window time $t_{ow}$   | Closed window time $t_{cw}$ |
|--------------------------------|---------------------|-----------------------------|-----------------------------|
| $t_{WD,per3} = 64 \text{ ms}$  | short               | $t_{ow3,s} = 8 \text{ ms}$  | 56 ms                       |
| $t_{WD,per3} = 64 \text{ ms}$  | long                | $t_{ow3,l} = 16 \text{ ms}$ | 48 ms                       |
| $t_{WD,per4} = 128 \text{ ms}$ | short               | $t_{ow4,s} = 16 \text{ ms}$ | 112 ms                      |
| $t_{WD,per4} = 128 \text{ ms}$ | long                | $t_{ow4,l} = 30 \text{ ms}$ | 98 ms                       |

### 6.2 Trigger of the watchdog - watchdog (WD) command

The watchdog trigger event is a rising edge at the pin CSN of an SPI communication frame with write access to register WD. The trigger event is called watchdog command.

*Note: All other SPI communications are not triggering the watchdog.*



**Figure 7** Watchdog trigger

### 6.3 Watchdog operation and error definition

The watchdog provides two functions to check the microcontroller:

1. timing check and
2. controlling of the functional check inside the microcontroller

A correct trigger of the watchdog is confirmed if the timing check and the control of the functional check inside the microcontroller are passed. This leads to a decrement of the error counter. All other situations are considered as watchdog errors and lead to an increment of the error counter. The watchdog status is indicated by the bits EC, WDTO, WDCE and WDERR in the register WD.

#### Timing check:

The watchdog expects a watchdog command via SPI inside the open window. If the timing of the microcontroller is too fast, the watchdog detects a watchdog command inside the closed window. In this case, the watchdog command too early bit WDCE in register WD is set to 1. If the microcontroller timing is too slow, the watchdog period is expired and the watchdog time out bit WDTO in register WD is set to 1.

#### Controlling of the internal functional check of the microcontroller:

The microcontroller transmits the status of the internal functional check by setting the watchdog check command bit WDC in register WD. If the internal functional check of the microcontroller is not ok, the watchdog error bit WDERR in register WD is set to 1.

## Watchdog

### 6.4 Watchdog state machine

After a reset condition the watchdog state machine is set to the state "WD inactive". The watchdog states are described in [Table 21](#). The transitions of the state machine are described in [Table 22](#).

Definitions:

- WDC: Watchdog check command bits; WDC=10<sub>B</sub> check ok
- Timer expired: watchdog period time is expired

The following figure shows the watchdog state machine.




Figure 8 Watchdog state machine

## Watchdog

**Table 21 Watchdog state machine**

| Watchdog state                         | Description                                                                                                                                                                                                                                                         |
|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| WD inactive                            | In the "WD inactive" state the watchdog is waiting for the first WD command after a reset.<br>The configuration of the watchdog was set by the prior occurred reset to the default state after a reset according to the definition in <a href="#">Chapter 4.1</a> . |
| Decrement WD error counter after reset | In this state the error counter is decremented by 1. This state is active only once after a reset.                                                                                                                                                                  |
| Increment WD error counter after reset | In this state the error counter is incremented by 1. This state is active only once after a reset.                                                                                                                                                                  |
| Start watchdog period                  | In this state the watchdog period is started with the closed window and the setup according to the watchdog configuration.                                                                                                                                          |
| Wait for WD command                    | In this state, the watchdog period is active until a watchdog command is received (via SPI) or the watchdog period is expired.                                                                                                                                      |
| Timing and command check               | In this state, the timing and the command are checked. The watchdog diagnosis error bits WDTO, WDCE and WDERR are set according to the status of the watchdog period and the watchdog check command bit WDC.                                                        |
| Increment WD error counter             | In this state the WD error counter is incremented by 1.                                                                                                                                                                                                             |
| Decrement WD error counter             | In this state the WD error counter is decremented by 1.                                                                                                                                                                                                             |

**Table 22 Watchdog state machine transitions**

| State                                  | Event or condition for transition to target state | Target state                           | Notes                                                                                                  |
|----------------------------------------|---------------------------------------------------|----------------------------------------|--------------------------------------------------------------------------------------------------------|
|                                        | Reset acc. Operation states                       | WD inactive                            | see <a href="#">Chapter 4.1</a>                                                                        |
| WD inactive                            | WD command: WDC=10                                | Decrement WD error counter after reset |                                                                                                        |
| WD inactive                            | WD command: WDC≠10                                | Increment WD error counter after reset |                                                                                                        |
| Decrement WD error counter after reset | not event triggered                               | Start watchdog period                  | no condition or event needed for transition, only decrement must be performed for automatic transition |
| Increment WD error counter after reset | not event triggered                               | Start watchdog period                  | no condition or event needed for transition, only increment must be performed for automatic transition |
| Start watchdog period                  | not event triggered                               | Wait for WD check command              | no condition or event needed for transition, only watchdog period started for automatic transition     |



## Watchdog

**Table 22** Watchdog state machine transitions (continued)

| State                      | Event or condition for transition to target state    | Target state               | Notes                                                                                                  |
|----------------------------|------------------------------------------------------|----------------------------|--------------------------------------------------------------------------------------------------------|
| Wait for WD command        | WD command received OR watchdog period timer expired | Timing and command check   |                                                                                                        |
| Timing and command check   | $WDC=10_B$ AND WD command inside open window         | Decrement WD error counter |                                                                                                        |
| Timing and command check   | $WDC \neq 10_B$ OR WD command outside open window    | Increment WD error counter |                                                                                                        |
| Decrement WD error counter | not event triggered                                  | Start watchdog period      | no condition or event needed for transition, only decrement must be performed for automatic transition |
| Increment WD error counter | not event triggered                                  | Start watchdog period      | no condition or event needed for transition, only increment must be performed for automatic transition |

## 6.5 Watchdog error counter

The device implements a 3 bits error counter EC located in the register WD. This corresponds to a counting range from  $0_D$  ( $000_B$ ) to  $7_D$  ( $111_B$ ).

The actual counter value can be read via SPI.

The status of the error counter EC defines the state of the device.

- Ready state:  $EC < 5_D$
- Safe state:  $EC > 4_D$

A watchdog reset is generated by an overflow of the error counter EC. For more information about the Reset state of the watchdog, see [Chapter 4.1.5](#).

## Watchdog

### 6.6 Electrical characteristics watchdog

**Table 23** Electrical characteristics watchdog

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{V5VI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                    | Symbol        | Values |      |      | Unit | Note or condition | P-Number |
|----------------------------------------------|---------------|--------|------|------|------|-------------------|----------|
|                                              |               | Min.   | Typ. | Max. |      |                   |          |
| Accuracy of watchdog period and window times | $a_{wd}$      | -5     | –    | +5   | %    |                   | DS-19    |
| Window watchdog period time 1                | $t_{WD,per1}$ | –      | 32   | –    | ms   |                   | DS-20    |
| Window watchdog period time 2                | $t_{WD,per2}$ | –      | 48   | –    | ms   |                   | DS-21    |
| Window watchdog period time 3                | $t_{WD,per3}$ | –      | 64   | –    | ms   |                   | DS-22    |
| Window watchdog period time 4                | $t_{WD,per4}$ | –      | 128  | –    | ms   |                   | DS-23    |
| Window watchdog open window time 1 short     | $t_{ow1,s}$   | –      | 4    | –    | ms   |                   | DS-24    |
| Window watchdog open window time 1 long      | $t_{ow1,l}$   | –      | 8    | –    | ms   |                   | DS-25    |
| Window watchdog open window time 2 short     | $t_{ow2,s}$   | –      | 8    | –    | ms   |                   | DS-26    |
| Window watchdog open window time 2 long      | $t_{ow2,l}$   | –      | 12   | –    | ms   |                   | DS-27    |
| Window watchdog open window time 3 short     | $t_{ow3,s}$   | –      | 8    | –    | ms   |                   | DS-28    |

## Watchdog

**Table 23**      **Electrical characteristics watchdog (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{VSVI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                | Symbol      | Values |      |      | Unit | Note or condition | P-Number |
|------------------------------------------|-------------|--------|------|------|------|-------------------|----------|
|                                          |             | Min.   | Typ. | Max. |      |                   |          |
| Window watchdog open window time 3 long  | $t_{ow3,l}$ | –      | 16   | –    | ms   |                   | DS-29    |
| Window watchdog open window time 4 short | $t_{ow4,s}$ | –      | 16   | –    | ms   |                   | DS-30    |
| Window watchdog open window time 4 long  | $t_{ow4,l}$ | –      | 30   | –    | ms   |                   | DS-31    |

## **7 Power stages**

### **7.1 Outputs 1 to 3 - inductive load drivers**

The TLE8082ES implements 3 low-side switches. Output 1 to 3 are intended to drive inductive loads like injectors, valves or relays. The outputs contain a clamping circuit for freewheeling of inductive loads.

The control of OUT1 can be configured to direct drive with input pin IN1 or SPI control. OUT2 and OUT3 can be configured to direct drive with input pin IN23 or SPI control. The output configuration can be determined in the configuration register.

If the pin control is selected, a high level at input pins IN1 and IN23 switches on the respective output (see [Figure 11](#)).

### **7.2 Output 4 - O2 heater driver**

The low-side switch output 4 is intended to drive resistive loads like O2 heaters. The output contains a clamping circuit for freewheeling of inductive loads, too.

The TLE8082ES provides a current feedback output. The provided sink current at pin CFB4 is proportional to the current of OUT4. If OUT4 is switched off, CFB4 is in high ohmic state. The output current at pin CFB4 can be calculated as follows.

$$I_{CFB4} = g_{CFB4} \cdot I_{OUT4}$$

#### **Equation 1**

The control of OUT4 can be configured to direct drive with input pin IN4 or SPI control.

If pin control is selected, a high level at input pin IN4 switches on OUT4 (see [Figure 11](#)).

### **7.3 Protection and diagnosis of low-side output stages**

All low-side output stages are protected against overcurrent.

If the current through a power stage is above the **Overcurrent detection threshold** for a time longer than **Overcurrent switch off filter time**, an overcurrent is detected and the affected powerstage is switched off. Additionally, the according overcurrent bit in register Diag1 is set.

The following conditions must be fulfilled to switch on the powerstages after an overcurrent event has occurred:

- no overcurrent condition
- readout of register Diag1 to reset the diagnosis bit
- power stage switch on command (SPI switch-on command or positive edge at pin INx)

All low-side output stages are protected against overtemperature.

If the power stage temperature is above the **OUTx overtemperature detection threshold** for a time longer than **OUTx overtemperature filter time**, an overtemperature is detected and the affected powerstage is switched off. Additionally, the overtemperature bit in register Diag1 is set. An **Overtemperature hysteresis** avoids a premature switch on.

The following conditions must be fulfilled to switch-on the powerstages after an overtemperature event has occurred:

- no overtemperature condition
- readout of register Diag1 to reset the diagnosis bit
- switch-on command (SPI switch on command or positive edge at pin INx)

The OUT3 output switching status (ON/OFF) is detected by **Diagnosis in off threshold high**. The status bit O3Stat in register Diag0 is "1" with an output voltage below the threshold.

## Power stages

### 7.3.1 Diagnosis in OFF-state

All low-side output stages provide open load diagnosis in OFF-state.


All low-side output power stages provide a short to GND diagnosis in OFF-state.

A pull-up current source, a pull-down current source and two detection thresholds are implemented for each output OFF-state diagnosis.

A short to GND in OFF-state is detected if the output voltage level is below the **Diagnosis in off threshold low** for a time longer than the specified filter time (**Diagnosis in off filter time OUT1 and OUT2, Diagnosis in off filter time OUT3 and OUT4**).


An open load in OFF-state is detected if the output voltage level is between the **Diagnosis in off threshold low** and the **Diagnosis in off threshold high** for a time longer than specified filter time (**Diagnosis in off filter time OUT1 and OUT2, Diagnosis in off filter time OUT3 and OUT4**).

In case of an OFF-state diagnosis detection condition, the respective diagnosis bit in register Diag1 is set. The diagnosis bits are reset after a readout of register Diag1 if no fault condition is present.



**Figure 9** Short circuit to GND and open load diagnostic function timings (overview only)

The pull current sources are implemented to define the output voltage level in case of an open load in between the two thresholds.



**Figure 10** Diagnosis current behavior over output voltage

## Power stages

### 7.3.2 Priority of diagnosis bit setting

The diagnosis bits 0xDIA in register DIAG1 are set according to the diagnosis information.

In OFF-state, open load and short to GND diagnosis information are available. In ON-State, overcurrent protection and short to battery diagnosis information are available.

To avoid conflicts, the setting of the diagnosis bits is performed according to the priorities below:

1. short to battery (highest priority)
2. open load
3. short to GND (lowest priority)

In case of a parallel diagnostic condition, the bit with higher priority is set. The information on the occurrence of a diagnosis condition with lower priority is lost.

The diagnosis bits are set to the actual diagnosis status of the device by a read command via SPI.

### 7.4 Electrical characteristics power stages

**Table 24** Electrical characteristics power stages

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{VSVI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                          | Symbol          | Values |      |      | Unit       | Note or condition         | P-Number |
|------------------------------------|-----------------|--------|------|------|------------|---------------------------|----------|
|                                    |                 | Min.   | Typ. | Max. |            |                           |          |
| Operation current OUT1 and OUT2    | $I_{OUT1,2,op}$ | –      | –    | 2.6  | A          |                           | DS-202   |
| Operation current OUT3             | $I_{OUT3,op}$   | –      | –    | 3.3  | A          |                           | DS-289   |
| Operation current OUT4             | $I_{OUT4,op}$   | –      | –    | 4.5  | A          |                           | DS-203   |
| On resistance OUT1 and OUT2        | $R_{OUT1,2,on}$ | –      | –    | 0.7  | $\Omega$   |                           | DS-204   |
| On resistance OUT3                 | $R_{OUT3,on}$   | –      | –    | 410  | m $\Omega$ |                           | DS-283   |
| On resistance OUT4                 | $R_{OUT4,on}$   | –      | –    | 350  | m $\Omega$ |                           | DS-205   |
| Output clamping voltage OUT1 and 2 | $V_{cl1}$       | 50     | –    | 60   | V          | $I_{OUTx} = 20\text{ mA}$ | DS-206   |
| Output clamping voltage OUT3 and 4 | $V_{cl2}$       | 35     | –    | 45   | V          | $I_{OUTx} = 20\text{ mA}$ | DS-207   |
| Current measurement range OUT4     | $I_{OUT4,meas}$ | 0.02   | –    | 4.5  | A          |                           | DS-208   |

**Power stages**

**Table 24 Electrical characteristics power stages (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{VSVI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                      | Symbol           | Values |      |      | Unit          | Note or condition                                                                                                            | P-Number |
|------------------------------------------------|------------------|--------|------|------|---------------|------------------------------------------------------------------------------------------------------------------------------|----------|
|                                                |                  | Min.   | Typ. | Max. |               |                                                                                                                              |          |
| Current measurement accuracy OUT4 - low range  | $a_{CFB4,low}$   | -20    | –    | 20   | %             | $20\text{ mA} \leq I_{OUT4} \leq 100\text{ mA}$<br>$a_{CFB4} = (I_{CFB4}/g_{CFB4,typ} - I_{OUT4}) / I_{OUT4}$                | DS-290   |
| Current measurement accuracy OUT4 - high range | $a_{CFB4,h}$     | -7     | –    | 7    | %             | $100\text{ mA} < I_{OUT4} \leq 4.5\text{ A}$<br>$a_{CFB4} = (I_{CFB4}/g_{CFB4,typ} - I_{OUT4}) / I_{OUT4}$                   | DS-209   |
| Current measurement gain OUT4                  | $g_{CFB4}$       | –      | 0.95 | –    | mA/A          | see <b>Current measurement accuracy</b>                                                                                      | DS-210   |
| Current feedback pin delta voltage CFB         | $\Delta V_{CFB}$ | –      | –    | 100  | mV            | $V_{CFB} = I_{OUT4} \cdot R_{OUT4} + \Delta V_{CFB}$                                                                         | DS-295   |
| Switch on time OUT1 and OUT2                   | $t_{on12}$       | –      | –    | 2.3  | $\mu\text{s}$ | $I_{OUTX} = 2.6\text{ A}$ resistive load, $V_{OUTX} = 14\text{ V}$ , see Switching time definition <a href="#">Figure 11</a> | DS-211   |
| Switch off time OUT1 and OUT2                  | $t_{off12}$      | –      | –    | 2.5  | $\mu\text{s}$ | $I_{OUTX} = 2.6\text{ A}$ resistive load, $V_{OUTX} = 14\text{ V}$ , see Switching time definition <a href="#">Figure 11</a> | DS-212   |
| Switch on time OUT3                            | $t_{on3}$        | –      | –    | 5.7  | $\mu\text{s}$ | $I_{OUTX} = 3.3\text{ A}$ resistive load, $V_{OUTX} = 14\text{ V}$ , see Switching time definition <a href="#">Figure 11</a> | DS-213   |
| Switch off time OUT3                           | $t_{off3}$       | –      | –    | 5.7  | $\mu\text{s}$ | $I_{OUTX} = 3.3\text{ A}$ resistive load, $V_{OUTX} = 14\text{ V}$ , see Switching time definition <a href="#">Figure 11</a> | DS-214   |
| Switch on time OUT4                            | $t_{on4}$        | –      | –    | 6    | $\mu\text{s}$ | $I_{OUTX} = 4.5\text{ A}$ resistive load, $V_{OUTX} = 14\text{ V}$ , see Switching time definition <a href="#">Figure 11</a> | DS-215   |
| Switch off time OUT4                           | $t_{off4}$       | –      | –    | 6.2  | $\mu\text{s}$ | $I_{OUTX} = 4.5\text{ A}$ resistive load, $V_{OUTX} = 14\text{ V}$ , see Switching time definition <a href="#">Figure 11</a> | DS-216   |
| Time delay switch on OUT1 to 2                 | $t_{d,on,12}$    | –      | –    | 2.1  | $\mu\text{s}$ | $I_{OUTX} = 2.6\text{ A}$ resistive load, $V_{OUTX} = 14\text{ V}$ , see Switching time definition <a href="#">Figure 11</a> | DS-285   |
| Time delay switch off OUT 1 to 2               | $t_{d,off,12}$   | –      | –    | 4.8  | $\mu\text{s}$ | $I_{OUTX} = 2.6\text{ A}$ resistive load, $V_{OUTX} = 14\text{ V}$ , see Switching time definition <a href="#">Figure 11</a> | DS-284   |

## Power stages

**Table 24**      **Electrical characteristics power stages (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{VSVI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                  | Symbol            | Values |      |      | Unit          | Note or condition                                                                                                                                                            | P-Number |
|--------------------------------------------|-------------------|--------|------|------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
|                                            |                   | Min.   | Typ. | Max. |               |                                                                                                                                                                              |          |
| Time delay switch on OUT 3 to 4            | $t_{d,on,34}$     | –      | –    | 4.7  | $\mu\text{s}$ | $I_{OUT3} = 3.3\text{ A}$ resistive load, $I_{OUT4} = 4.5\text{ A}$ resistive load,<br>$V_{OUTx} = 14\text{ V}$ ,<br>see Switching time definition <a href="#">Figure 11</a> | DS-287   |
| Time delay switch off OUT 3 to 4           | $t_{d,off,34}$    | –      | –    | 12.5 | $\mu\text{s}$ | $I_{OUT3} = 3.3\text{ A}$ resistive load, $I_{OUT4} = 4.5\text{ A}$ resistive load,<br>$V_{OUTx} = 14\text{ V}$ ,<br>see Switching time definition <a href="#">Figure 11</a> | DS-286   |
| Overcurrent switch off threshold OUT1 to 2 | $I_{OUT1,2,oc}$   | 2.6    | –    | –    | A             |                                                                                                                                                                              | DS-217   |
| Overcurrent switch off threshold OUT3      | $I_{OUT3,oc}$     | 3.3    | –    | –    | A             |                                                                                                                                                                              | DS-282   |
| Overcurrent switch off threshold OUT4      | $I_{OUT4,oc}$     | 4.5    | –    | –    | A             |                                                                                                                                                                              | DS-218   |
| Overcurrent switch off filter time         | $t_{oc}$          | 0.5    | –    | 3    | $\mu\text{s}$ |                                                                                                                                                                              | DS-219   |
| Diagnosis in off threshold high            | $V_{th,off,high}$ | 2.5    | –    | 3.1  | V             |                                                                                                                                                                              | DS-220   |
| Diagnosis in off threshold low             | $V_{th,off,low}$  | 1.7    | –    | 2.15 | V             |                                                                                                                                                                              | DS-221   |
| Diagnosis in off pull-down current         | $I_{pd,off}$      | 100    | –    | 250  | $\mu\text{A}$ |                                                                                                                                                                              | DS-222   |
| Diagnosis in off pull-up current           | $I_{pu,off}$      | -750   | –    | -250 | $\mu\text{A}$ |                                                                                                                                                                              | DS-223   |
| Diagnosis in off filter time OUT1 and OUT2 | $t_{fil12,off}$   | 15     | –    | 20   | $\mu\text{s}$ |                                                                                                                                                                              | DS-224   |



## Power stages


**Table 24**      **Electrical characteristics power stages (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{VSVI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                  | Symbol                 | Values |      |      | Unit               | Note or condition | P-Number |
|--------------------------------------------|------------------------|--------|------|------|--------------------|-------------------|----------|
|                                            |                        | Min.   | Typ. | Max. |                    |                   |          |
| Diagnosis in off filter time OUT3 and OUT4 | $t_{\text{fil34,off}}$ | 20     | –    | 25   | $\mu\text{s}$      |                   | DS-225   |
| OUTx overtemperature detection threshold   | $T_{\text{OUTx,ot}}$   | 150    | –    | 200  | $^{\circ}\text{C}$ |                   | DS-226   |
| OUTx overtemperature detection hysteresis  | $T_{\text{OUTx,hys}}$  | –      | 20   | –    | $^{\circ}\text{C}$ |                   | DS-227   |
| OUTx overtemperature filter time           | $t_{\text{OUTx,ot}}$   | 10     | –    | 20   | $\mu\text{s}$      |                   | DS-228   |

## Power stages

### 7.5 Switching time definition



**Figure 11** Power stage switching time definition

## Inputs and outputs

## 8 Inputs and outputs

### 8.1 Electrical characteristics inputs and outputs

**Table 25** Electrical characteristics inputs and outputs

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{V5VI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                                                        | Symbol       | Values |      |      | Unit          | Note or condition                                 | P-Number |
|------------------------------------------------------------------|--------------|--------|------|------|---------------|---------------------------------------------------|----------|
|                                                                  |              | Min.   | Typ. | Max. |               |                                                   |          |
| Low level input voltage pins IN1, IN23, IN4, CSN, SI, SCK, NRIO  | $V_{in,l}$   | –      | –    | 1    | V             |                                                   | DS-233   |
| High level input voltage pins IN1, IN23, IN4, CSN SI, SCK, NRIO  | $V_{in,h}$   | 2      | –    | –    | V             |                                                   | DS-234   |
| Input voltage hysteresis pins IN1, IN23, IN4, CSN, SI, SCK, NRIO | $V_{in,hys}$ | 50     | –    | 500  | mV            |                                                   | DS-235   |
| Pull down current pins IN1, IN23, IN4, SI, SCK                   | $I_{pd}$     | 25     | –    | 130  | $\mu\text{A}$ | $V_{INx} \geq 1\text{ V}$                         | DS-236   |
| Pull up current pin CSN                                          | $I_{pu}$     | -100   | –    | -25  | $\mu\text{A}$ |                                                   | DS-237   |
| Low level output voltage pin SO                                  | $V_{out,l}$  | –      | –    | 100  | mV            | $I_{out} = 2\text{ mA}$                           | DS-238   |
| High level output voltage pin SO                                 | $V_{out,h}$  | 4.8    | –    | –    | V             | $I_{out} = -2\text{ mA}$                          | DS-239   |
| Low level output current 1 pin NRIO                              | $I_{NRIO1}$  | 1      | –    | –    | mA            | $V_{NRIO} = 1\text{ V}$ ; $V_{V5VI} = 2\text{ V}$ | DS-240   |

## Inputs and outputs

**Table 25**      **Electrical characteristics inputs and outputs (continued)**

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{V5VI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                           | Symbol      | Values |      |      | Unit | Note or condition                                        | P-Number |
|-------------------------------------|-------------|--------|------|------|------|----------------------------------------------------------|----------|
|                                     |             | Min.   | Typ. | Max. |      |                                                          |          |
| Low level output current 2 pin NRIO | $I_{NRIO2}$ | 5      | –    | –    | mA   | $V_{NRIO} < 0.5\text{ V}$ , $V_{V5VI} \geq 4.5\text{ V}$ | DS-296   |

## Serial Peripheral Interface (SPI)

### 9 Serial Peripheral Interface (SPI)

The device has a 16 bit Serial Peripheral Interface (SPI). The SPI is a full duplex synchronous serial interface with 3 inputs and 1 output.


CSN: Chip Select Not (low active) input

SCK: SPI Clock input

SI: Slave Input

SO: Slave Output

The data information at SI and SO is synchronous to the SPI clock. The output levels of the SPI pins are related to pin V5VI.



**Figure 12** SPI Function diagram


#### 9.1 Parallel SPI operation together with TLE8080ES

The implementation of the SPI and the definition of the registers (two addresses for CTRL register) enable a parallel operation of the SPI communication together with the device TLE8080EM.

#### 9.2 SPI mode definition

A communication frame starts with the falling edge at CSN. At the beginning the clock must be "0" according to timing definition ([Figure 16](#)). The data at pin SI is sampled with the falling edge of SCK. The data at pin SO is shifted with the rising edge of SCK. The communication frame ends with the rising edge at CSN. At that time the data received via pin SI is executed and stored internally and the result of the request is prepared for the next communication as output data. A correct communication frame consists of 16 bits and starts with the MSB first.

## Serial Peripheral Interface (SPI)




**Figure 13**      **Communication frame**

*Note: This definition corresponds to AURIX™ microcontrollers to the mode definition clock polarity CPOL="0<sub>b</sub>" and clock phase CPHA="1<sub>b</sub>".*

### 9.3      **SPI data frame**

The data frame consist of 1 read/write bit (RN/W), 3 address bits (A2 to A0) and 12 data bits (D11 to D0) according to the register definition.



**Figure 14**      **Data frame**


A correct communication consists of 16 bits in one communication frame and the value of the address bits must refer to an existing register.

All other communication frames are invalid.

### 9.4      **SPI send and response scheme**

The logical frame dependency is defined as out-of-frame communication where the logical response of the slave is within the next frame of the master.

## Serial Peripheral Interface (SPI)




**Figure 15** Send and response scheme

Definition of the response:

- during power on reset: no SPI communication enabled - no response
- 1<sup>st</sup> response after power on reset: content of register Config (*NOTE: consider power on reset time*)
- during operation reset: no SPI communication enabled - no response
- 1<sup>st</sup> response after operation reset: content of register Diag0 (*NOTE: consider operation reset time*)
- 1<sup>st</sup> response after NRIO reset: content of register Diag0 (*NOTE: consider NRIO input filter time, DIAG0.NRIORES set*)
- 1<sup>st</sup> response after watchdog reset: content of register Diag0 (*NOTE: DIAG0.WDRES is set*)
- response after correct communication: content of addressed register
- response after invalid communication: content of register Diag0 (*NOTE: DIAG0 content is not reliable*)

RN/W bit of the response corresponds to the RN/W bit of the request for correct communication. For all other responses the RN/W bit is "0" (read).

## 9.5 SPI timing diagram



**Figure 16** Timing diagram

## Serial Peripheral Interface (SPI)

### 9.6 Electrical characteristics SPI

**Table 26** Electrical characteristics SPI

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ;  $V_{VS} = 10 - 18\text{ V}$ ;  $V_{VSVI} = 5\text{ V}$ ; all voltages with respect to AGND = PGND, positive current flowing into pin (unless otherwise specified).

| Parameter                          | Symbol                            | Values |      |      | Unit          | Note or condition                                                                                   | P-Number |
|------------------------------------|-----------------------------------|--------|------|------|---------------|-----------------------------------------------------------------------------------------------------|----------|
|                                    |                                   | Min.   | Typ. | Max. |               |                                                                                                     |          |
| SPI SCK frequency                  | $f_{\text{SCK}}$                  | –      | –    | 10   | MHz           |                                                                                                     | DS-250   |
| SPI SCK high time                  | $t_{\text{SCK}(\text{high})}$     | 37     | –    | –    | ns            |                                                                                                     | DS-251   |
| SPI SCK low time                   | $t_{\text{SCK}(\text{low})}$      | 37     | –    | –    | ns            |                                                                                                     | DS-252   |
| SPI CSN enable lead time           | $t_{\text{CSN}(\text{lead})}$     | 35     | –    | –    | ns            |                                                                                                     | DS-253   |
| SPI CSN enable lag time            | $t_{\text{CSN}(\text{lag})}$      | 25     | –    | –    | ns            |                                                                                                     | DS-254   |
| SPI sequential transfer delay time | $t_{\text{CSN}(\text{td})}$       | 500    | –    | –    | ns            |                                                                                                     | DS-255   |
| SPI SI data setup time             | $t_{\text{SI}(\text{setup})}$     | 20     | –    | –    | ns            |                                                                                                     | DS-256   |
| SPI SI data hold time              | $t_{\text{SI}(\text{hold})}$      | 20     | –    | –    | ns            |                                                                                                     | DS-257   |
| SPI SO enable time                 | $t_{\text{SO}(\text{enable})}$    | 0      | –    | 50   | ns            | From CSN falling edge to SO high or low. Output load capacitance on SO pin is $\leq 60\text{ pF}$ . | DS-258   |
| SPI SO disable time                | $t_{\text{SO}(\text{disable})}$   | –      | –    | 100  | ns            | From CSN rising edge to SO hi-Z. Output load capacitance on SO pin is $\leq 60\text{ pF}$ .         | DS-259   |
| SPI SO data valid time             | $t_{\text{SO}(\text{valid})}$     | 0      | –    | 30   | ns            | Output load capacitance on SO pin is $\leq 60\text{ pF}$ .                                          | DS-260   |
| SPI SO rise and fall time          | $t_{\text{SO}(\text{rise;fall})}$ | –      | –    | 20   | ns            | Output load capacitance on SO pin is $\leq 30\text{ pF}$ .                                          | DS-261   |
| SPI SO tristate current            | $I_{\text{SO}(\text{tristate})}$  | -10    | –    | 10   | $\mu\text{A}$ |                                                                                                     | DS-262   |



## Registers

### 10 Registers

| Bit type short name | Bit type description |
|---------------------|----------------------|
| r                   | read                 |
| w                   | write                |
| rw                  | read/write           |
| "X", "-"            | do not care          |

#### 10.1 Register Overview - TLE8082 (ascending Offset Address)

**Table 27** Register Overview - TLE8082 (ascending Offset Address)

| Short Name | Long Name                       | Offset Address  | Page Number        |
|------------|---------------------------------|-----------------|--------------------|
| CTRL       | Control Register Test           | 00 <sub>H</sub> | <a href="#">50</a> |
| Diag0      | General Diagnosis Register      | 02 <sub>H</sub> | <a href="#">51</a> |
| Diag1      | Output Stage Diagnosis Register | 03 <sub>H</sub> | <a href="#">53</a> |
| WD         | Watchdog Register               | 06 <sub>H</sub> | <a href="#">55</a> |
| Config     | Configuration Register          | 07 <sub>H</sub> | <a href="#">57</a> |

## Registers

### 10.1.1 Control Register Test

For operation states Afterrun WD safe state, Normal operation WD inactive state and Normal operation WD safe state, the bits can be set without switching the power stage.

The register CTRL can be accessed by two addresses "000" and "001".

**CTRL** Offset address: 00<sub>H</sub>  
Control Register Test Reset values see: [Table 28](#)

|            |    |   |   |             |             |             |             |            |   |   |   |
|------------|----|---|---|-------------|-------------|-------------|-------------|------------|---|---|---|
| 11         | 10 | 9 | 8 | 7           | 6           | 5           | 4           | 3          | 2 | 1 | 0 |
| <b>Res</b> |    |   |   | <b>CTR4</b> | <b>CTR3</b> | <b>CTR2</b> | <b>CTR1</b> | <b>Res</b> |   |   |   |
| r          |    |   |   | rw          | rw          | rw          | rw          | r          |   |   |   |

| Field | Bits | Type | Description                                                                                                    |
|-------|------|------|----------------------------------------------------------------------------------------------------------------|
| CTR1  | 4    | rw   | <b>Output stage 1 control bit</b><br>0 <sub>B</sub> OUT1 is switched off<br>1 <sub>B</sub> OUT1 is switched on |
| CTR2  | 5    | rw   | <b>Output stage 2 control bit</b><br>0 <sub>B</sub> OUT2 is switched off<br>1 <sub>B</sub> OUT2 is switched on |
| CTR3  | 6    | rw   | <b>Output stage 3 control bit</b><br>0 <sub>B</sub> OUT3 is switched off<br>1 <sub>B</sub> OUT3 is switched on |
| CTR4  | 7    | rw   | <b>Output stage 4 control bit</b><br>0 <sub>B</sub> OUT4 is switched off<br>1 <sub>B</sub> OUT4 is switched on |

**Table 28** Reset Values of **CTRL**

| Reset Type | Reset Value      | Note |
|------------|------------------|------|
| PowerOn    | X0X <sub>H</sub> |      |
| Operation  | X0X <sub>H</sub> |      |

## Registers

### 10.1.2 General Diagnosis Register

#### Diag0

General Diagnosis Register

Offset address:

02<sub>H</sub>

Reset values see:

[Table 29](#)

| 11  | 10     | 9       | 8     | 7      | 6      | 5       | 4       | 3       | 2     | 1     | 0     |
|-----|--------|---------|-------|--------|--------|---------|---------|---------|-------|-------|-------|
| KEY | O3STAT | NRIORES | WDRES | V5VIOV | V5VIUV | COM5VOT | COM5VOV | COM5VUV | T5VOT | T5VOV | T5VUV |
| r   | r      | r       | r     | r      | r      | r       | r       | r       | r     | r     | r     |

| Field   | Bits | Type | Description                                                                                                      |
|---------|------|------|------------------------------------------------------------------------------------------------------------------|
| T5VUV   | 0    | r    | <b>T5V undervoltage bit</b><br>0 <sub>B</sub> no undervoltage<br>1 <sub>B</sub> undervoltage                     |
| T5VOV   | 1    | r    | <b>T5V overvoltage bit</b><br>0 <sub>B</sub> no overvoltage<br>1 <sub>B</sub> overvoltage                        |
| T5VOT   | 2    | r    | <b>T5V overtemperature bit</b><br>0 <sub>B</sub> no overtemperature<br>1 <sub>B</sub> overtemperature            |
| COM5VUV | 3    | r    | <b>COM5V undervoltage bit</b><br>0 <sub>B</sub> no undervoltage<br>1 <sub>B</sub> undervoltage                   |
| COM5VOV | 4    | r    | <b>COM5V overvoltage bit</b><br>0 <sub>B</sub> no overvoltage<br>1 <sub>B</sub> overvoltage                      |
| COM5VOT | 5    | r    | <b>COM5V overtemperature bit</b><br>0 <sub>B</sub> no overtemperature<br>1 <sub>B</sub> overtemperature          |
| V5VIUV  | 6    | r    | <b>V5VI undervoltage bit</b><br>0 <sub>B</sub> no undervoltage<br>1 <sub>B</sub> undervoltage                    |
| V5VIOV  | 7    | r    | <b>V5VI overvoltage bit</b><br>0 <sub>B</sub> no overvoltage<br>1 <sub>B</sub> overvoltage                       |
| WDRES   | 8    | r    | <b>Watchdog reset bit</b><br>0 <sub>B</sub> no watchdog reset occurred<br>1 <sub>B</sub> watchdog reset occurred |
| NRIORES | 9    | r    | <b>NRIO reset bit</b><br>0 <sub>B</sub> no NRIO reset occurred                                                   |

## Registers

(continued)

| Field  | Bits | Type | Description                                                                                                         |
|--------|------|------|---------------------------------------------------------------------------------------------------------------------|
|        |      |      | 1 <sub>B</sub> NRIO reset occurred                                                                                  |
| O3STAT | 10   | r    | <b>Output stage 3 switching status bit</b><br>0 <sub>B</sub> OUT3 switched off<br>1 <sub>B</sub> OUT3 switched on   |
| KEY    | 11   | r    | <b>KEY input voltage status bit</b><br>0 <sub>B</sub> KEY off - low voltage<br>1 <sub>B</sub> KEY on - high voltage |

**Table 29**      **Reset Values of *Diag0***

| Reset Type | Reset Value                    | Note |
|------------|--------------------------------|------|
| PowerOn    | 000 <sub>H</sub>               |      |
| Operation  | 00XX XX00<br>0000 <sub>B</sub> |      |

## Registers

### 10.1.3 Output Stage Diagnosis Register

#### Diag1

Output Stage Diagnosis Register

Offset address:

03<sub>H</sub>

Reset values see:

[Table 30](#)

|             |              |             |              |             |              |             |              |   |   |   |   |
|-------------|--------------|-------------|--------------|-------------|--------------|-------------|--------------|---|---|---|---|
| 11          | 10           | 9           | 8            | 7           | 6            | 5           | 4            | 3 | 2 | 1 | 0 |
| <b>O4OT</b> | <b>O4DIA</b> | <b>O3OT</b> | <b>O3DIA</b> | <b>O2OT</b> | <b>O2DIA</b> | <b>O1OT</b> | <b>O1DIA</b> |   |   |   |   |
| r           | r            | r           | r            | r           | r            | r           | r            |   |   |   |   |

| Field | Bits | Type | Description                                                                                                                                                                          |
|-------|------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| O1DIA | 1:0  | r    | <b>Output 1 diagnosis bits</b><br>00 <sub>B</sub> no fault<br>01 <sub>B</sub> short circuit to battery<br>10 <sub>B</sub> open load in off<br>11 <sub>B</sub> short to ground in off |
| O1OT  | 2    | r    | <b>Output 1 overtemperature bit</b><br>0 <sub>B</sub> no overtemperature<br>1 <sub>B</sub> overtemperature                                                                           |
| O2DIA | 4:3  | r    | <b>Output 2 diagnosis bits</b><br>00 <sub>B</sub> no fault<br>01 <sub>B</sub> short circuit to battery<br>10 <sub>B</sub> open load in off<br>11 <sub>B</sub> short to ground in off |
| O2OT  | 5    | r    | <b>Output 2 overtemperature bit</b><br>0 <sub>B</sub> no overtemperature<br>1 <sub>B</sub> overtemperature                                                                           |
| O3DIA | 7:6  | r    | <b>Output 3 diagnosis bits</b><br>00 <sub>B</sub> no fault<br>01 <sub>B</sub> short circuit to battery<br>10 <sub>B</sub> open load in off<br>11 <sub>B</sub> short to ground in off |
| O3OT  | 8    | r    | <b>Output 3 overtemperature bit</b><br>0 <sub>B</sub> no overtemperature<br>1 <sub>B</sub> overtemperature                                                                           |
| O4DIA | 10:9 | r    | <b>Output 4 diagnosis bits</b><br>00 <sub>B</sub> no fault<br>01 <sub>B</sub> short circuit to battery<br>10 <sub>B</sub> open load in off<br>11 <sub>B</sub> short to ground in off |
| O4OT  | 11   | r    | <b>Output 4 overtemperature bit</b>                                                                                                                                                  |

## Registers

(continued)

| Field | Bits | Type | Description                                                         |
|-------|------|------|---------------------------------------------------------------------|
|       |      |      | 0 <sub>B</sub> no overtemperature<br>1 <sub>B</sub> overtemperature |

**Table 30**      **Reset Values of *Diag1***

| Reset Type | Reset Value      | Note |
|------------|------------------|------|
| PowerOn    | 000 <sub>H</sub> |      |
| Operation  | 000 <sub>H</sub> |      |

## Registers

### 10.1.4 Watchdog Register

**WD** Offset address: 06<sub>H</sub>  
Watchdog Register Reset values see: [Table 31](#)

|           |    |   |             |             |              |             |            |            |   |            |   |
|-----------|----|---|-------------|-------------|--------------|-------------|------------|------------|---|------------|---|
| 11        | 10 | 9 | 8           | 7           | 6            | 5           | 4          | 3          | 2 | 1          | 0 |
| <b>EC</b> |    |   | <b>WDTO</b> | <b>WDCE</b> | <b>WDERR</b> | <b>WDOW</b> | <b>Res</b> | <b>WDP</b> |   | <b>WDC</b> |   |
| r         |    |   | r           | r           | r            | rw          | r          | rw         |   | w          |   |

| Field | Bits | Type | Description                                                                                                                                                                                                                                          |
|-------|------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| WDC   | 1:0  | w    | <b>Watchdog check command bits</b><br>01 <sub>B</sub> microcontroller check not ok<br>10 <sub>B</sub> microcontroller check ok<br>not allowed                                                                                                        |
| WDP   | 3:2  | rw   | <b>Watchdog period configuration bits</b><br>00 <sub>B</sub> 32ms<br>01 <sub>B</sub> 48ms<br>10 <sub>B</sub> 64ms<br>11 <sub>B</sub> 128ms                                                                                                           |
| WDOW  | 5    | rw   | <b>Watchdog open window configuration bit</b><br>0 <sub>B</sub> short open window<br>1 <sub>B</sub> long open window                                                                                                                                 |
| WDERR | 6    | r    | <b>Watchdog error bit</b><br>0 <sub>B</sub> no watchdog error occurred<br>1 <sub>B</sub> watchdog error occurred                                                                                                                                     |
| WDCE  | 7    | r    | <b>Watchdog command too early status bit</b><br>0 <sub>B</sub> watchdog command not too early<br>1 <sub>B</sub> watchdog command too early                                                                                                           |
| WDTO  | 8    | r    | <b>Watchdog time out status bit</b><br>0 <sub>B</sub> no watchdog timeout occurred<br>1 <sub>B</sub> watchdog timeout occurred                                                                                                                       |
| EC    | 11:9 | r    | <b>Error counter status bits</b><br>000 <sub>B</sub> <b>ECready0</b> : Ready state<br>...<br>100 <sub>B</sub> <b>ECready4</b> : Ready state<br>101 <sub>B</sub> <b>EC_safe5</b> : Safe state<br>...<br>111 <sub>B</sub> <b>EC_safe7</b> : Safe state |

---

## Registers

**Table 31**      **Reset Values of *WD***

| Reset Type | Reset Value                    | Note |
|------------|--------------------------------|------|
| PowerOn    | 1010 001X<br>1100 <sub>B</sub> |      |
| Operation  | 1010 001X<br>1100 <sub>B</sub> |      |



## Registers

### 10.1.5 Configuration Register

#### Config

Configuration Register

Offset address:

07<sub>H</sub>

Reset values see:

[Table 32](#)

| 11         | 10 | 9 | 8 | 7 | 6                   | 5            | 4         | 3           | 2            | 1            | 0           |
|------------|----|---|---|---|---------------------|--------------|-----------|-------------|--------------|--------------|-------------|
| <b>Res</b> |    |   |   |   | <b>COM5V<br/>EN</b> | <b>T5VEN</b> | <b>AE</b> | <b>DRV4</b> | <b>SEL23</b> | <b>DRV23</b> | <b>DRV1</b> |
| r          |    |   |   |   | rw                  | rw           | rw        | rw          | rw           | rw           | rw          |

| Field   | Bits | Type | Description                                                                                                                                                                                                           |
|---------|------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DRV1    | 0    | rw   | <b>Output stage 1 drive configuration</b><br>0 <sub>B</sub> OUT1 driven by pin IN1<br>1 <sub>B</sub> OUT1 driven by SPI                                                                                               |
| DRV23   | 1    | rw   | <b>Output stage defined by SEL23 drive configuration</b><br>0 <sub>B</sub> OUTx driven by pin IN23<br>1 <sub>B</sub> OUTx driven by SPI                                                                               |
| SEL23   | 2    | rw   | <b>Output stage 2/3 drive selection</b><br>0 <sub>B</sub> OUT2 is controlled by DRV23 configuration; OUT3 is controlled by SPI<br>1 <sub>B</sub> OUT3 is controlled by DRV23 configuration; OUT2 is controlled by SPI |
| DRV4    | 3    | rw   | <b>Output stage 4 drive configuration</b><br>0 <sub>B</sub> OUT4 driven by pin IN4<br>1 <sub>B</sub> OUT4 driven by SPI                                                                                               |
| AE      | 4    | rw   | <b>Afterrun enable bit</b><br>0 <sub>B</sub> no afterrun enabled<br>1 <sub>B</sub> afterrun enabled                                                                                                                   |
| T5VEN   | 5    | rw   | <b>T5V supply enable bit</b><br>0 <sub>B</sub> T5V not enabled<br>1 <sub>B</sub> T5V enabled                                                                                                                          |
| COM5VEN | 6    | rw   | <b>COM5V supply enable bit</b><br>0 <sub>B</sub> COM5V not enabled<br>1 <sub>B</sub> COM5V enabled                                                                                                                    |

**Table 32** Reset Values of *Config*


| Reset Type | Reset Value                    | Note |
|------------|--------------------------------|------|
| PowerOn    | XXXX X110<br>0000 <sub>B</sub> |      |
| Operation  | XXXX X110<br>0000 <sub>B</sub> |      |

## Application information

### 11 Application information

*Note: This is a simplified application circuit. The function must be verified in the real application.*


*Note: Analog GND (AGND) and power GND (PGND) can share the same potential. Low ohmic GND connection is required to avoid GND shifts.*



**Figure 17** Application diagram

## Package information

### 12 Package information



**Figure 18** PG-TSDSO-24

#### Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a Green Product. Green Products are RoHS compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

#### Information on alternative packages

Please visit [www.infineon.com/packages](http://www.infineon.com/packages).

---

**Revision history**

**Revision history**

| Date       | Revision | Changes                    |
|------------|----------|----------------------------|
| 2021-03-23 | 1.0      | Initial datasheet creation |

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2021-03-23**

**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2021 Infineon Technologies AG**  
**All Rights Reserved.**

**Do you have a question about any**  
**aspect of this document?**  
**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**  
**IFX-Z8F65021648**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.