



74BCT374 Octal D Flip-Flop with TRI-STATE® Outputs

General Description



The 'BCT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops.

Features


- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- TRI-STATE outputs for bus-oriented applications
- Low I_{CC2} through BiCMOS techniques
- Guaranteed 4000V minimum ESD protection
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Nondestructive hot insertion capability
- High impedance in power down (I_{Z2} and V_{ID})

Ordering Code: See Section 11

Logic Symbols



Connection Diagram



Pin Names	Description
D_0-D_7	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
\overline{OE}	TRI-STATE Output Enable Input (Active LOW)
O_0-O_7	TRI-STATE Outputs

Functional Description


The 'BCT374 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Truth Table

D_n	Inputs			Internal Register	Output
	CP	\overline{OE}			
H	/	L		H	H
L	/	L		L	L
X	X	H		X	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
/ = LOW-to-HIGH Clock Transition

Logic Diagram



TL/F/10878-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$

Junction Temperature under Bias
Plastic -55°C to $+150^{\circ}\text{C}$

V_{CC} Pin Potential
to Ground Pin -0.5V to $+7.0\text{V}$

Input Voltage (Note 2) -0.5V to $+7.0\text{V}$

Input Current (Note 2) -30 mA to $+5.0\text{ mA}$

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in the Disable or Power-Off State in the High State	-0.5V to $+5.5\text{V}$
	-0.5V to V_{CC}
Current Applied to Output in LOW State (Max)	Twice the Rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V
Over Voltage Latchup	$V_{CC} + 4.5\text{V}$

Recommended Operating Conditions

Free Air Ambient Temperature Commercial	0°C to $+70^{\circ}\text{C}$
Supply Voltage Commercial	$+4.5\text{V}$ to $+5.5\text{V}$

DC Electrical Characteristics

Symbol	Parameter	74BCT			Units	V_{CC}	Conditions
		Min	Typ	Max			
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage		-1.2		V	Min	$I_{IN} = -18\text{ mA}$
V_{OH}	Output HIGH Voltage	2.4 2.0			V	Min	$I_{OH} = -3\text{ mA}$ $I_{OH} = -15\text{ mA}$
V_{OL}	Output LOW Voltage		0.55		V	Min	$I_{OL} = 64\text{ mA}$
I_{IH}	Input HIGH Current		5	μA	Max	$V_{IN} = 2.7\text{V}$	
I_{BV}	Input HIGH Current Breakdown Test		7	μA	Max	$V_{IN} = 7.0\text{V}$	
I_{IL}	Input LOW Current		-250	μA	Max	$V_{IN} = 0.5\text{V}$	
I_{OZH}	Output Leakage Current		20	μA	Max	$V_{OUT} = 2.7\text{V}$	
I_{OZL}	Output Leakage Current		-20	μA	Max	$V_{OUT} = 0.5\text{V}$	
I_{OS}	Output Short-Circuit Current	-100	-225	mA	Max	$V_{OUT} = 0\text{V}$	
I_{CEX}	Output HIGH Leakage Current		50	μA	Max	$V_{OUT} = V_{CC}$	
I_{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9\text{ }\mu\text{A}$ All Other Pins Grounded
I_{ZZ}	Bus Drainage Test		100	μA	0.0	$V_{OUT} = 5.25\text{V}$	
I_{CCH}	Power Supply Current		8	mA	Max	$V_O = \text{HIGH}$	
I_{CCL}	Power Supply Current		30	mA	Max	$V_O = \text{LOW}$	
I_{CCZ}	Power Supply Current		10	mA	Max	$V_O = \text{HIGH Z}$	

AC Electrical Characteristics: See Section 8 for Waveforms and Load Configurations

Symbol	Parameter	74BCT		74BCT		Units	Fig. No.	
		TA = +25°C VCC = +5.0V CL = 50 pF		TA = Com VCC = Com CL = 50 pF				
		Min	Typ	Max	Min	Max		
f _{max}	Maximum Clock Frequency	70	130		70		MHz 8-1	
t _{PLH}	Propagation Delay Clock to Output	2.0 2.0	5.4 4.3	9.1 7.0	2.0 2.0	9.1 7.0	ns 8-3	
t _{PZH}	Output Enable Time	2.0	8.0	12.0	2.0	12.0	ns 8-5	
t _{PZL}		2.0	9.0	12.0	2.0	12.0	ns 8-5	
t _{PHZ}	Output Disable Time	2.0 2.0	4.2 4.2	6.8 6.8	2.0 2.0	6.8 6.8	ns 8-5	
t _{PLZ}								

AC Operating Requirements: See Section 8 for Waveforms and Load Configurations

Symbol	Parameter	74BCT		74BCT		Units	Fig. No.		
		TA = +25°C VCC = +5.0V		TA, VCC = Com					
		Min	Max	Min	Max				
t _{S(H)}	Setup Time, HIGH or LOW D _n to CP	7.5 7.5		7.5 7.5		ns	8-6		
t _{H(H)}	Hold Time, HIGH or LOW D _n to CP	0 0		0 0					
t _{w(H)}	CP Pulse Width HIGH or LOW	4.0 11.5		4.0 11.5		ns	8-4		
t _{w(L)}									

Extended AC Electrical Characteristics

Symbol	Parameter	74BCT		74BCT		74BCT		Units	Fig. No.		
		TA = Com VCC = Com CL = 50 pF 8 Outputs Switching (Note 1)		TA = Com VCC = Com CL = 250 pF 1 Output Switching (Note 2)		TA = Com VCC = Com CL = 250 pF 8 Outputs Switching (Notes 1, 2)					
		Min	Max	Min	Max	Min	Max				
t _{PLH}	Propagation Delay Clock to Output	2.0 2.0	10.2 10.2	3.0 3.0	12.0 12.0	4.0 4.0	15.0 15.0	ns	8-3		
t _{PHL}											

Note 1: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 2: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	6.0	pF	V _{CC} = 5.0V
C _{OUT}	Output Pin Capacitance	9.0	pF	V _{CC} = 5.0V