

TRIAC Dimmable LED Driver IC

Features

- Best-in-Class Dimmer Compatibility
 - Leading-edge (TRIAC) Dimmers
 - Trailing-edge Dimmers
 - Digital Dimmers (with Integrated Power Supply)
- Up to 90% Efficiency
- Flicker-free Dimming
- 0% Minimum Dimming Level
- Quasi-resonant Second Stage with Constant-current Output
 - Flyback and Buck
- Fast Startup
- Tight LED Current Regulation: Better than $\pm 5\%$
- Primary-side Regulation (PSR)
- >0.9 Power Factor
- IEC-61000-3-2 Compliant
- Soft Start
- Protections:
 - Output Open/Short
 - Current-sense Resistor Open/Short
 - External Overtemperature Using NTC

Overview

The CS1610/11/12/13 is a digital control IC engineered to deliver a high-efficiency, cost-effective, flicker-free, phase-dimmable, solid-state lighting (SSL) solution for the incandescent lamp replacement market. The CS1610/11 is designed to control a quasi-resonant flyback topology. The CS1612/13 is designed to control a buck topology. The CS1610/12 and CS1611/13 are designed for 120VAC and 230VAC line voltage applications, respectively.


The CS1610/11/12/13 integrates a critical conduction mode (CRM) boost converter that provides power factor correction and dimmer compatibility with a constant output current, quasi-resonant second stage. An adaptive dimmer compatibility algorithm controls the boost stage and dimmer compatibility operation mode to enable flicker-free operation to <2% output current with leading-edge, trailing-edge, and digital dimmers (dimmers with an integrated power supply).

Applications

- Dimmable Retrofit LED Lamps
- Dimmable LED Luminaries
- Offline LED Drivers
- Commercial Lighting

Ordering Information

See [page 14](#).



1. INTRODUCTION




Figure 1. CS1610/11/12/13 Block Diagram

A typical schematic using the CS1610/11 for flyback applications is shown on the previous page.

Startup current is provided from a patent-pending, external high-voltage source-follower network. In addition to providing startup current, this unique topology is integral in providing compatibility with digital dimmers by ensuring VDD power is always available to the IC. During steady-state operation, an auxiliary winding on the boost inductor back-biases the source-follower circuit and provides steady-state operating current to the IC to improve system efficiency.

The rectified input voltage is sensed as a current into pin IAC and is used to control the adaptive dimmer compatibility algorithm and extract the phase of the input voltage for output dimming control. During steady-state operation, the external high-voltage, source-follower circuit is source-switched in critical conduction mode (CRM) to boost the input voltage. This allows the boost stage to maintain good power factor, provides dimmer compatibility, reduces bulk capacitor ripple current, and provides a regulated input voltage to the second stage.

The output voltage of the CRM boost is sensed by the current into the boost output voltage sense pin (BSTOUT). The quasi-resonant second stage is implemented with peak-current mode primary-side control, which eliminates the need for additional components to provide feedback from the secondary and reduces system cost and complexity.

Voltage across an external user-selected resistor is sensed through pin FBSense to control the peak current through the second stage inductor. Leading-edge and trailing-edge blanking on pin FBSense prevents false triggering.

Pin FBAUX is used to sense the second stage inductor demagnetization to ensure quasi-resonant switching of the output stage.

When an external negative temperature coefficient (NTC) thermistor is connected to the eOTP pin, the CS1610/11/12/13 monitors the system temperature, allowing the controller to reduce the output current of the system. If the temperature reaches a designated high set point, the IC is shutdown and stops switching.

2. PIN DESCRIPTION




Figure 2. CS1610/11/12/13 Pin Assignments

Pin Name	Pin #	I/O	Description
BSTAUX	1	IN	Boost Zero-current Detect — Boost Inductor demagnetization sensing input for zero-current detection (ZCD) information. The pin is connected to the PFC boost inductor auxiliary winding through an external resistor divider.
IAC	2	IN	Rectifier Voltage Sense — A current proportional to the rectified line voltage is fed into this pin. The current is measured with an A/D converter.
CLAMP	3	OUT	Voltage Clamp Current Source — Connect to a voltage clamp circuit on the output of the boost stage.
SGND	4	PWR	Source Ground — Common reference current return for the SOURCE pin.
SOURCE	5	IN	Source Switch — Connected to the source of the boost stage external high-voltage FET.
NC	6	IN	No Connect — Connect this pin to VDD using a pull-up resistor.
NC	7	IN	No Connect — Connect this pin to VDD using a pull-up resistor.
IPK	8	IN	Boost Peak Current — Connect a resistor to this pin to set the peak current of the boost circuit.
FBGAIN	9	IN	Second Stage Gain — Connect a resistor to this pin to set the switching frequency gain for the second stage.
eOTP	10	IN	External Overtemperature Protection — Connect an external NTC thermistor to this pin, allowing the internal A/D converter to sample the change to NTC resistance.
FBSENSE	11	IN	Second Stage Current Sense — The current flowing in the second stage FET is sensed across a resistor. The resulting voltage is applied to this pin and digitized for use by the second stage computational logic to determine the FET's duty cycle.
GND	12	PWR	Ground — Common reference. Current return for both the input signal portion of the IC and the gate driver.
GD	13	OUT	Gate Driver — Gate drive for the second stage power FET.
VDD	14	PWR	IC Supply Voltage — Connect a storage capacitor to this pin to serve as a reservoir for operating current for the device, including the gate drive current to the power transistor.
FBAUX	15	IN	Second Stage Zero-current Detect — Second stage inductor sensing input. The pin is connected to the second stage inductor's auxiliary winding through an external resistor divider.
BSTOUT	16	IN	Boost Output Voltage Sense — A current proportional to the boost output is fed into this pin. The current is measured with an A/D converter.

3. CHARACTERISTICS AND SPECIFICATIONS

3.1 Electrical Characteristics

Typical characteristics conditions:

- $T_A = 25^\circ\text{C}$, $V_{DD} = 12\text{V}$, $\text{GND} = 0\text{V}$
- All voltages are measured with respect to GND.
- Unless otherwise specified, all currents are positive when flowing into the IC.


Minimum/Maximum characteristics conditions:

- $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{DD} = 11\text{V}$ to 17V , $\text{GND} = 0\text{V}$

Parameter	Condition	Symbol	Min	Typ	Max	Unit
VDD Supply Voltage						
Operating Range	After Turn-on	V_{DD}	11	-	17	V
Turn-on Threshold Voltage	V_{DD} Increasing	$V_{ST(th)}$	-	8.5	-	V
Turn-off Threshold Voltage (UVLO)	V_{DD} Decreasing	$V_{STP(th)}$	-	7.5	-	V
Zener Voltage (Note 1)	$I_{DD} = 20\text{mA}$	V_Z	18.5	-	19.8	V
VDD Supply Current						
Startup Supply Current	$V_{DD} < V_{ST(th)}$	I_{ST}	-	-	200	μA
Operating Supply Current (Note 5)	$C_L = 0.25\text{nF}$, $f_{sw} \leq 70\text{kHz}$		-	4.5	-	mA
Reference						
Reference Current CS1610/12 CS1611/13	$V_{BST} = 200\text{V}$ $V_{BST} = 400\text{V}$	I_{ref}	- -	133 133	- -	μA μA
Boost						
Maximum Switching Frequency		$f_{BST(Max)}$	-	-	200	kHz
Clamp Current		I_{CLAMP}	-	-3.7	-	mA
Dimmer Attach Peak Current CS1610/12 CS1611/13	$108 \leq V_{line} \leq 132$ $207 \leq V_{line} \leq 253$		- -	590 508	- -	mA mA
Boost Zero-Current Detect						
BSTZCD Threshold		$V_{BSTZCD(th)}$	-	200	-	mV
BSTZCD Blanking		t_{BSTZCD}	-	3.5	-	μs
ZCD Sink Current (Note 2)		I_{ZCD}	-2	-	-	mA
BSTAUX Upper Voltage	$I_{ZCD} = 1\text{mA}$		-	$V_{DD} + 0.6$	-	V
Boost Protection						
Boost Overvoltage Protection (BOP) CS1610/12 CS1611/13	$108 \leq V_{line} \leq 132$ $207 \leq V_{line} \leq 253$	$V_{BOP(th)}$	- -	162 148	- -	μA μA
Clamp Turn On CS1610/12 CS1611/13	$108 \leq V_{line} \leq 132$ $207 \leq V_{line} \leq 253$		- -	147 143	- -	μA μA
Second Stage Zero-Current Detect						
FBZCD Threshold		$V_{FBZCD(th)}$	-	200	-	mV
FBZCD Blanking		t_{FBZCD}	-	2	-	μs
ZCD Sink Current (Note 2)		I_{ZCD}	-2	-	-	mA
FBAUX Upper Voltage	$I_{ZCD} = 1\text{mA}$		-	$V_{DD} + 0.6$	-	V

Parameter	Condition	Symbol	Min	Typ	Max	Unit
Second Stage Current Sense						
Overcurrent Protection Threshold		$V_{OCP(th)}$	-	1.69	-	V
Sense Resistor Short Threshold		$V_{OLP(th)}$	-	200	-	mV
Peak Control Threshold		$V_{PK_Max(th)}$	-	1.4	-	V
Leading-edge Blanking		t_{LEB}	-	550	-	ns
Delay to Output			-	-	100	ns
Second Stage Pulse Width Modulator						
Minimum On Time			-	0.55	-	μ s
Maximum On Time			-	8.8	-	μ s
Minimum Switching Frequency		$t_{FB(Min)}$	-	625	-	Hz
Maximum Switching Frequency		$t_{FB(Max)}$	-	200	-	kHz
Second Stage Gate Driver						
Output Source Resistance	$V_{DD} = 12V$	Z_{OUT}	-	24	-	Ω
Output Sink Resistance	$V_{DD} = 12V$	Z_{OUT}	-	11	-	Ω
Rise Time (Note 5)	$C_L = 0.25nF$		-	-	30	ns
Fall Time (Note 5)	$C_L = 0.25nF$		-	-	20	ns
Second Stage Protection						
Overcurrent Protection (OCP)		$V_{OCP(th)}$	-	1.69	-	V
Overvoltage Protection (OVP)		$V_{OVP(th)}$	-	1.25	-	V
Open Loop Protection (OLP)		$V_{OLP(th)}$	-	200	-	mV
External Overtemperature Protection (eOTP), Boost Peak Current, Second Stage Frequency Gain						
Pull-up Current Source – Maximum		$I_{CONNECT}$	-	80	-	μ A
Conductance Accuracy (Note 3)			-	-	± 5	%
Conductance Offset (Note 3)			-	± 250	-	nS
Current Source Voltage Threshold		$V_{CONNECT(th)}$	-	1.25	-	V
Internal Overtemperature Protection (iOTP)						
Thermal Shutdown Threshold (Note 4)		T_{SD}	-	135	-	$^{\circ}$ C
Thermal Shutdown Hysteresis (Note 4)		$T_{SD(Hy)}$	-	14	-	$^{\circ}$ C

- Notes:
1. The CS1610/11/12/13 has an internal shunt regulator that limits the voltage on the VDD pin. V_Z , the shunt regulation voltage, is defined in the [VDD Supply Voltage](#) section on [page 4](#).
 2. External circuitry should be designed to ensure that the ZCD current drawn from the internal clamp diode when it is forward biased does not exceed specification.
 3. The conductance is specified in Siemens (S or $1/\Omega$). Each LSB of the internal ADC corresponds to 250nS or one parallel 4M Ω resistor. Full scale corresponds to 256 parallel 4M Ω resistors or 15.625k Ω .
 4. Specifications are guaranteed by design and are characterized and correlated using statistical process methods.
 5. For test purposes, load capacitance (C_L) is 0.25nF and is connected as shown in the following diagram.



3.2 Thermal Resistance

Symbol	Parameter	Value	Unit
θ_{JA}	Junction-to-Ambient Thermal Impedance	2 Layer PCB	84
		4 Layer PCB	47
θ_{JC}	Junction-to-Case Thermal Impedance	2 Layer PCB	39
		4 Layer PCB	31

3.3 Absolute Maximum Ratings

Characteristics conditions:

All voltages are measured with respect to GND.

Pin	Symbol	Parameter	Value	Unit
14	V_{DD}	IC Supply Voltage	18.5	V
1, 2, 5, 8, 9, 10, 11, 15, 16		Analog Input Maximum Voltage	-0.5 to ($V_{DD}+0.5$)	V
1, 2, 8, 9, 10, 11, 15, 16		Analog Input Maximum Current	5	mA
13	V_{GD}	Gate Drive Output Voltage	-0.3 to ($V_{DD}+0.3$)	V
13	I_{GD}	Gate Drive Output Current	-1.0 / +0.5	A
5	I_{SOURCE}	Current into Pin	1.1	A
3	I_{CLAMP}	Clamp Output Current	5	mA
-	P_D	Total Power Dissipation @ $T_A = 50^\circ\text{C}$	100	mW
-	T_A	Operating Ambient Temperature Range	-40 to +125	$^\circ\text{C}$
-	T_J	Junction Temperature Operating Range (Note 6)	-40 to +125	$^\circ\text{C}$
-	T_{Stg}	Storage Temperature Range	-65 to +150	$^\circ\text{C}$
All Pins	ESD	Electrostatic Discharge Capability	Human Body Model	2000
			Charged Device Model	500

Note: 6. Long-term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation at the rate of 50 mW/ $^\circ\text{C}$ for variation over temperature.

WARNING:

Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.

4. TYPICAL PERFORMANCE PLOTS




Figure 3. UVLO Characteristics




Figure 4. Supply Current vs. Voltage




Figure 5. Turn On/Off Threshold Voltage vs. Temperature




Figure 6. Zener Voltage vs. Temperature




Figure 7. Gate Drive Resistance vs. Temperature




Figure 8. Reference Current (I_{ref}) Drift vs. Temperature

5. GENERAL DESCRIPTION

5.1 Overview

The CS1610/11/12/13 is a digital control IC engineered to deliver a high-efficiency, cost-effective, flicker-free, phase-dimmable, solid-state lighting (SSL) solution for the incandescent lamp replacement market. The CS1610/11 is designed to control a quasi-resonant flyback topology. The CS1612/13 is designed to control a buck topology. The CS1610/12 and CS1611/13 are designed for 120VAC and 230VAC line voltage applications, respectively.

The CS1610/11/12/13 integrates a critical conduction mode (CRM) boost converter that provides power factor correction and dimmer compatibility with a constant output current, quasi-resonant second stage. An adaptive dimmer compatibility algorithm controls the boost stage and dimmer compatibility operation mode to enable flicker-free operation to <2% output current with leading-edge, trailing-edge, and digital dimmers (dimmers with an integrated power supply).

5.2 Startup Circuit

An external, high-voltage source-follower circuit is used to deliver startup current to the IC. During steady-state operation, an auxiliary winding on the boost inductor biases this circuit to an off state to improve system efficiency, and all IC supply current is generated from the auxiliary winding. The patent-pending technology of the external, high-voltage source-follower circuit enables system compatibility with digital dimmers (dimmers containing an internal power supply) by providing a continuous path for the dimmer's power supply to recharge during its off state. During steady-state operation, the high-voltage FET, Q2, in this circuit is source-switched by a variable internal current source on the SOURCE pin to create the boost circuit. A Schottky diode with a forward voltage less than 0.6V is recommended for D5. Schottky diode D5 will limit inrush current through the internal diode preventing damage to the IC.

5.3 Dimmer Switch Detection

The CS1610/11/12/13 dimmer switch detection algorithm determines if the SSL system is controlled by a regular switch, a leading-edge dimmer, or a trailing-edge dimmer. Dimmer switch detection is implemented using two modes: Dimmer Learn Mode and Dimmer Validate Mode. These assist in limiting the system power losses. Once the IC reaches its UVLO start threshold, $V_{ST(th)}$, and begins operating, the CS1610/11/12/13 is in Dimmer Learn Mode, allowing the dimmer switch detection circuit to set the operating state of the IC to one of three modes: No-dimmer Mode, Leading-edge Mode, or Trailing-edge Mode.

5.3.1 Dimmer Learn Mode

In Dimmer Learn Mode, the dimmer detection circuit spends approximately two line-cycles learning whether there is a dimmer switch and, if present, whether it is a trailing-edge or leading-edge dimmer. In Dimmer Learn Mode, a modified version of the leading-edge algorithm is used. The trailing-side

slope of the input line voltage is sensed to decide whether the dimmer switch is a trailing-edge dimmer. The dimmer detection circuit transitions to Dimmer Validate Mode once the circuit detects a dimmer is present.

5.3.2 Dimmer Validate Mode

During normal operation, CS1610/11/12/13 is in Dimmer Validate Mode. This instructs the dimmer detection circuit to periodically validate that the IC is executing the correct algorithm for the attached dimmer. The dimmer detection algorithm periodically verifies the IC operating state as a protection against incorrect detection. As additional protection, the output of the dimmer detection algorithm is low-pass filtered to prevent noise or transient events from changing the IC's operating mode. The IC will return to Dimmer Learn Mode when it has determined that the wrong algorithm is being executed.

5.3.3 No-dimmer Mode

Upon detection that the line is not phase cut with a dimmer, the CS1610/11/12/13 operates in No-Dimmer Mode, where it provides a power factor that is in excess of 0.9. The CS1610/11/12/13 accomplishes this by boosting in CRM and DCM mode. The peak current is modulated to provide link regulation. The CS1610/11/12/13 alternates between two settings of peak current. To regulate the boost output voltage, the device uses a peak current set by the R_{IPK} resistor. The time that this current is used is determined by an internal compensation loop to regulate the boost output voltage. The internal algorithm will reduce the peak current of the boost stage to maintain output voltage regulation and obtain the desired power factor.

5.3.4 Leading-edge Mode

In Leading-edge Mode, the CS1610/11/12/13 regulates the link voltage while maintaining the dimmer phase angle. To accomplish this, the CS1610/11/12/13 uses CCM boosting with dimmer attach current as the initial peak current on the initial firing event of the dimmer. After gaining control of the incoming current, the CS1610/11/12/13 transitions to a CRM boost algorithm to regulate the link voltage. The CS1610/11/12/13 periodically executes a probe event on the incoming waveform. The information from the probe event is beneficial to maintaining proper operation with the dimmer circuitry.

5.3.5 Trailing-edge Mode

In Trailing-edge Mode, the CS1610/11/12/13 determines its operation based on the falling edge of the input voltage waveform. To allow the dimmer to operate properly, the CS1610/11/12/13 must charge the capacitor in the dimmer on the falling edge of the input voltage. To accomplish this, the CS1610/11/12/13 always executes the boost algorithm on this falling edge. To ensure maximum compatibility with dimmer components, the device boosts during this falling edge event using a peak current that must meet a minimum value. In Trailing-edge Mode, only CRM boosting is used.

5.4 Boost Stage

The high-voltage FET in the source-follower startup circuit is source-switched by a variable current source on the SOURCE pin to operate a boost circuit. Peak FET switching current is set with an external resistor on pin IPK.

In No-Dimmer Mode, the boost stage begins operating when the start threshold is reached during each rectified half line-cycle and is disabled at the nominal boost output voltage. The peak FET switching current determines the percentage of the rectified input voltage conduction angle over which the boost stage will operate. The control algorithm adjusts the peak FET switching current to maximize the operating time of the boost stage, thus improving the input power factor.

When operating in Leading-edge Dimmer Mode, the boost stage ensures the hold current requirement of the dimmer is met from the initiation of each half-line dimmer conduction cycle until the peak of the rectified input voltage. Trailing-edge Dimmer Mode boost stage ensures that the trailing-edge is exposed at the correct time with the correct current.

5.4.1 Maximum Peak Current

The maximum boost inductor peak current is set using an external resistor, R_{IPK} , on pin IPK, which is sampled periodically by an ADC. Maximum power output is proportional to $I_{PK(code)}$. See Equation 1:

$$P_{in, max} = \frac{\delta(I_{PK(BST)} \times V_{rms, typical})}{2} \quad [Eq. 1]$$

where,

δ = correction term = 0.55

$V_{rms, typical}$ = nominal operating input RMS voltage

$I_{PK(BST)} = I_{PK(code)} \times 4.1 \text{ mA}$

The external resistor, R_{IPK} , is calculated using the peak current code, $I_{PK(code)}$. See Equation 2:

$$R_{IPK} = \frac{4000000}{I_{PK(code)}} \quad [Eq. 2]$$

5.4.2 Output BSTOUT Sense and Input IAC Sense

A current proportional to the boost output voltage, V_{BST} , is supplied to the IC on pin BSTOUT and is used as a feedback control signal. The ADC is used to measure the magnitude of the I_{BSTOUT} current through resistor R_{BST} . The magnitude of the I_{BSTOUT} current is then compared to an internal reference current (I_{ref}) of 133 μA .




Figure 9. BSTOUT Input Pin Model

Resistor R_{BST} sets the feedback current at the nominal boost output voltage. For the CS1611/13, R_{BST} is calculated as shown in Equation 3:

$$R_{BST} = \frac{V_{BST}}{I_{ref}} = \frac{400V}{133\mu A} \approx 3M\Omega \quad [Eq. 3]$$

where,

V_{BST} = Nominal boost output voltage

I_{ref} = Internal reference current

For 120VAC line voltage applications (CS1610/12), nominal boost output voltage, V_{BST} , is 200V, and resistor R_{BST} is 1.5M Ω . By using digital loop compensation, the voltage feedback signal does not require an external compensation network.

A current proportional to the AC input voltage is supplied to the IC on pin IAC and is used by the boost control algorithm.




Figure 10. IAC Input Pin Model

Resistor R_{IAC} sets the I_{AC} current and is defined in Equation 4:

$$R_{IAC} = R_{BST} \quad [Eq. 4]$$

For optimal performance, R_{IAC} and R_{BST} should use 1% or better resistors for best V_{BST} voltage accuracy.

5.4.3 Boost Auxiliary Winding

The boost auxiliary winding is used for zero-current detection (ZCD). The voltage on the auxiliary winding is sensed through the BSTAUX pin of the IC. It is also used to deliver current during steady-state operation, as mentioned in section 5.2 *Startup Circuit* on page 8.

5.4.4 Boost Overvoltage Protection

The CS1610/11/12/13 supports boost overvoltage protection (BOP) to protect the bulk capacitor C8 (see Figure 12. *Flyback Model*). If the boost output voltage exceeds the overvoltage protection thresholds of 249V for a 120V system, or 448V for a 230V system, a BOP fault signal is generated. The control logic continuously averages this BOP fault signal, and if at any point in time the average exceeds a set event threshold, the boost stage is disabled. The BOP fault averaging algorithm sets the event threshold such that the boost output voltage is never allowed to stay above the BOP threshold for more than 1.6ms.

During a boost overvoltage protection event, the second stage is kept enabled, and its dim input is railed to full scale. This allows the second stage to dissipate the stored energy on the bulk capacitor (C8) quickly, bringing down the boost output voltage to a safe value. A visible flash on the LED might appear, indicating that an overvoltage event has occurred. When the boost output voltage drops to 195V for a 120V application or 368V for a 230V application, the boost stage is enabled, and the system returns to normal operation.

5.5 Voltage Clamp Circuit

To keep dimmers conducting and prevent them from misfiring, a minimum power needs to be delivered from the dimmer to the load. This power is nominally around 2W for 230V and 120V TRIAC dimmers. At low dim angles ($\leq 90^\circ$), this excess power cannot be converted into light by the second output stage due to the dim mapping at light loads. The output voltage of the boost stage (V_{BST}) can rise above the safe operating voltage of the primary-side bulk capacitor (C6).

The CS1610/11/12/13 provides active clamp circuitry on the CLAMP pin, as shown in Figure 11.




Figure 11. CLAMP Pin Model

A PWM control loop ensures that the voltage on V_{BST} (the boost output) does not exceed 227 V for 120VAC applications or 424 V for 230VAC applications. This control turns on the BJT of the voltage clamp circuit, allowing the clamp circuit to sink current through the load resistor, preventing V_{BST} from exceeding the maximum safe voltage.

5.5.1 Clamp Overpower Protection

The CS1610/11/12/13 clamp overpower protection (COP) control logic averages the 'ON' time of the clamp circuit. If the output of the averaging logic exceeds 49%, a COP event is actuated, disabling the boost and second stages. The clamp circuitry is turned off during the fault event. The 'ON' time averaging algorithm sets the COP threshold such that the clamp circuit cannot be continuously 'ON' for more than 13.8ms.

5.6 Dimming Signal Extraction and the Dim Mapping Algorithm

When operating with a dimmer, the dimming signal is extracted in the time domain and is proportional to the conduction angle of the dimmer. A control variable is passed to the quasi-resonant second stage to achieve 2% to 100% output currents.

5.7 Quasi-resonant Second Stage

The second stage is a quasi-resonant current-regulated DC-DC Converter capable of flyback or buck operation, delivering the highest possible efficiency at a constant current while minimizing line frequency ripple. Primary-side control is used to simplify system design and reduce system cost and complexity.




Figure 12. Flyback Model

The digital algorithm ensures monotonic dimming from 2% to 100% of the dimming range with a linear relationship between the dimming signal and the LED current. The flyback stage is controlled by sensing current in the transformer primary.

A quasi-resonant buck stage is illustrated in Figure 13. The buck stage is controlled by measuring current in the buck inductor and voltage on the auxiliary winding.




Figure 13. Buck Model

The digital buck algorithm ensures monotonic dimming from 2% to 100% of the dimming range with a linear relationship between the dimming signal and the LED current.

Quasi-resonant operation is achieved by detecting second stage inductor demagnetization via an auxiliary winding. The digital control algorithm rejects line-frequency ripple created on the second stage input by the front-end boost stage, resulting in the highest possible LED efficiency and long LED life.

5.7.1 Auxiliary Winding Configuration

The auxiliary winding is also used for zero-current detection (ZCD) and overvoltage protection (OVP). The auxiliary winding is sensed through the FBAUX pin of the IC.

5.7.2 Control Parameters

The second stage control parameters assure:

- **Line Regulation** — The LED current remains constant despite a $\pm 10\%$ AC line voltage variation.
- **Effect of Variation in Transformer Magnetizing Inductance** — The LED current remains constant over a $\pm 20\%$ variation in magnetizing inductance.

The second stage requires three inputs and generates one key output. The FBSENSE input is used to sense the current in the second stage inductor. When the current reaches a certain threshold, the gate drive turns off (output on pin GD). The sensed current and the FBGAIN input are used to determine the switching period T_{total} . The zero-current detect input on pin FBAUX is used to determine the demagnetization period T_2 . The controller then uses the time T_{total} to determine gate turn-on time.

The FBGAIN input is set using an external resistor, R_{FBGAIN} . Resistor R_{FBGAIN} must be selected to ensure that the

switching period T_{total} is greater than the resonant switching period $T_{critical}$ at maximum output power. See Equation 5:

$$T_{total} > (T_{critical} = T_1 + T_2) \quad [\text{Eq. 5}]$$

where,

$T_{critical}$ = resonant switching period at max power

T_1 = gate turn-on time

T_2 = demagnetization time

The switching period T_{total} is computed using the formula shown in Equation 6:

$$T_{total} \propto I_{PK(FB)} \times T_2 \times \frac{FB_{gain}}{\tau} \quad [\text{Eq. 6}]$$

where,

τ = dimming factor, proportional to the duty cycle of the dimmer, between 0 and 1

$I_{PK(FB)}$ = transformer primary winding current

$FB_{gain} = T_{total}/T_2$

An appropriate value for R_{FBGAIN} needs to be selected to provide the correct FB_{gain} . Resistor R_{FBGAIN} is calculated using the formula shown in Equation 7:

$$R_{FBGAIN} = \frac{4000000}{(FB_{gain} \times 128) - 64} \quad [\text{Eq. 7}]$$

The value of FB_{gain} also has a bearing on the linearity of the dimming factor versus the LED current curve and must be chosen using Application Note AN364: CS1610/11 Design Guide.

5.7.3 Output Open Circuit Protection

Output open circuit protection and output overvoltage protection (OVP) is implemented by monitoring the output voltage through the transformer auxiliary winding. If the voltage on the FBAUX pin exceeds a threshold ($V_{OVP(th)}$) of 1.25V, a fault condition occurs. The IC output is disabled and the controller attempts to restart after one second.

5.7.4 Overcurrent Protection (OCP)

Overcurrent protection is implemented by monitoring the voltage across the second stage sense resistor. If this voltage exceeds a threshold ($V_{OCP(th)}$) of 1.69V, a fault condition occurs. The IC output is disabled and the controller attempts to restart after one second.

5.7.5 Open Loop Protection (OLP)

Both open loop protection and protection against a short of the second stage sense resistor are implemented by monitoring the voltage across the resistor. If the voltage on pin FBSENSE does not reach the protection threshold ($V_{OLP(th)}$) of 200mV, the IC output is disabled and the controller attempts to restart after one second.

5.8 Overtemperature Protection

The CS1610/11/12/13 incorporates both internal overtemperature protection (iOTP) and the ability to connect an external overtemperature sense circuit for IC protection. Typically, a NTC thermistor is used.

5.8.1 Internal Overtemperature Protection

Internal overtemperature protection (iOTP) is activated, and switching is disabled when the die temperature of the devices exceeds 135°C. There is a hysteresis of about 14°C before resuming normal operation.

5.8.2 External Overtemperature Protection

The external overtemperature protection (eOTP) pin is used to implement overtemperature protection using an external negative temperature coefficient (NTC) thermistor. The total resistance on the eOTP pin is converted to an 8-bit digital 'CODE' (which gives an indication of the temperature) using a digital feedback loop, which adjusts the current (I_{CONNECT}) into the NTC and series resistor (R_S) to maintain a constant reference voltage of 1.25V ($V_{\text{CONNECT(th)}}$). Figure 14 illustrates the functional block diagram when connecting an optional external NTC temperature sensor to the eOTP circuit.




Figure 14. eOTP Functional Diagram

Current I_{CONNECT} is generated from an 8-bit controlled current source with a full-scale current of 80μA. See Equation 8:

$$I_{\text{CONNECT}} = \frac{V_{\text{CONNECT(th)}}}{R} \quad [\text{Eq. 8}]$$

When the loop is in equilibrium, the voltage on the eOTP pin fluctuates around $V_{\text{CONNECT(th)}}$. The digital 'CODE' output by the ADC is used to generate I_{CONNECT} . In normal operating mode, the I_{CONNECT} current is updated once every seventh half line-cycle by a single $\pm$ LSB step. See Equation 9:

$$\text{CODE} \times \left[\frac{I_{\text{CONNECT}}}{2^N} \right] = \frac{V_{\text{CONNECT(th)}}}{R_{\text{NTC}} + R_S} \quad [\text{Eq. 9}]$$

Solving Equation 9 for CODE:

$$\begin{aligned} \text{CODE} &= \frac{2^N \times V_{\text{CONNECT(th)}}}{I_{\text{CONNECT}} \times (R_{\text{NTC}} + R_S)} \\ &= \frac{256 \times 1.25 \text{ V}}{(80\mu\text{A}) \times (R_{\text{NTC}} + R_S)} \\ &= \frac{4 \times 10^6}{(R_{\text{NTC}} + R_S)} \end{aligned} \quad [\text{Eq. 10}]$$

The tracking range of this resistance ADC is approximately 15.5kΩ to 4MΩ. The series resistor R_S is used to adjust the resistance of the NTC to fall within this ADC tracking range so that the entire 8-bit dynamic range of the ADC is well used. A 14kΩ ($\pm 1\%$ tolerance) series resistor is required to allow measurements of up to 130°C to be within the eOTP tracking range when a 100kΩ NTC with a Beta of 4334 is used. The eOTP tracking circuit is designed to function accurately with external capacitance up to 470pF. A higher 8-bit code output reflects a lower resistance and hence a higher external temperature.

The ADC output code is filtered to suppress noise and compared against a reference code that corresponds to 125/130°C. If the temperature exceeds this threshold, the chip enters an external overtemperature state and shuts down. This is not a latched protection state, and the ADC keeps tracking the temperature in this state in order to clear the fault state once the temperature drops below 110°C. If an external overtemperature protection thermistor is not used, connect the eOTP pin to GND using a 50kΩ to 500kΩ resistor to disable the eOTP feature.

When exiting reset, the chip enters startup and the ADC quickly (<5ms) tracks the external temperature to check if it is below the 110°C reference code before the boost and second stages are powered up. If this check fails, the chip will wait until this condition becomes true before initializing the rest of the system.

For external overtemperature protection, a second low-pass filter with a time constant of two seconds filters the ADC output and uses it to scale down the internal dim level of the system (and hence the LED current, I_{LED}) if the temperature exceeds 95°C (see Figure 15). The large time constant for this filter ensures that the dim scaling does not happen spontaneously and is not noticeable (suppress spurious glitches). The I_{LED} starts reducing when $R_{\text{NTC}} \sim 6.3\text{k}\Omega$ (assuming a 14kΩ, $\pm 1\%$ tolerance, series resistor), which corresponds to a temperature of 95°C for a 100kΩ NTC (100kΩ at 25°C). The I_{LED} current is scaled until the NTC value reaches 2.5kΩ (125°C). The CS1610/11/12/13 uses this calculated value to scale the output LED current, I_{LED} , as shown in Figure 15.





Figure 15. LED Current vs. eOTP Temperature

Beyond this temperature, the IC shuts down using the mechanism discussed above. If the external overtemperature protection feature is not required, connect the eOTP pin to GND using a 50kΩ-to-500kΩ resistor to disable the eOTP feature.

6. PACKAGE DRAWING

16 SOICN (150 MIL BODY WITH EXPOSED PAD)



	mm			inch		
Dimension	MIN	NOM	MAX	MIN	NOM	MAX
A	--	--	1.75	--	--	0.069
A1	0.10	--	0.25	0.004	--	0.010
b	0.31	--	0.51	0.012	--	0.020
c	0.10	--	0.25	0.004	--	0.010
D	9.90BSC			0.390BSC		
D1	4.95	5.10	5.25	0.195	0.201	0.207
E	6.00BSC			0.236BSC		
E1	3.90BSC			0.154BSC		
E2	2.35	2.50	2.65	0.093	0.098	0.104
e	1.27BSC			0.05BSC		
L	0.40	--	1.27	0.016	--	0.050
Θ	0°	--	8°	0°	--	8°
aaa	0.10			0.004		
bbb	0.25			0.010		
ddd	0.25			0.010		

1. Controlling dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M.
3. This drawing conforms to JEDEC outline MS-012, variation AC for standard 16 SOICN narrow body.
4. Recommended reflow profile is per JEDEC/IPC J-STD-020.

7. ORDERING INFORMATION

Part #	AC Line Voltage	Temperature Range	Package Description
CS1610-FSZ	120VAC	-40 °C to +125 °C	16-lead SOICN, Lead (Pb) Free
CS1611-FSZ	230VAC	-40 °C to +125 °C	16-lead SOICN, Lead (Pb) Free
CS1612-FSZ	120VAC	-40 °C to +125 °C	16-lead SOICN, Lead (Pb) Free
CS1613-FSZ	230VAC	-40 °C to +125 °C	16-lead SOICN, Lead (Pb) Free

8. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION

Model Number	Peak Reflow Temp	MSL Rating ^a	Max Floor Life ^b
CS1610-FSZ	260 °C	3	7 Days
CS1611-FSZ	260 °C	3	7 Days
CS1612-FSZ	260 °C	3	7 Days
CS1613-FSZ	260 °C	3	7 Days

a. MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020.

b. Stored at 30 °C, 60% relative humidity.

REVISION HISTORY

Revision	Date	Changes
PP1	MAR 2011	Added second stage gain section. Preliminary Status.
PP2	MAY 2011	Added CS1611 230V device.
PP3	OCT 2011	Moved power supply to boost auxiliary winding.
PP4	NOV 2011	Added CS1612/13. Edited for content and clarity.
F1	DEC 2011	Edited for clarity and typographical error.
F2	FEB 2012	Corrected typographical errors.
F3	MAR 2012	Edited for content and clarity.

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.

To find one nearest you go to <http://www.cirrus.com>

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, the Cirrus Logic logo designs, EXL Core, the EXL Core logo design, TruDim, and the TruDim logo design are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.