# National Semiconductor is now part of Texas Instruments.

Search <a href="http://www.ti.com/">http://www.ti.com/</a> for the latest technical information and details on our current products and services.

2.7V to 5.5V



# LMV861/LMV862 30 MHz Low Power CMOS, EMI Hardened Operational **Amplifiers**

## **General Description**

National's LMV861 and LMV862 are CMOS input, low power op amp IC's, providing a low input bias current, a wide temperature range of -40°C to +125°C and exceptional performance making them robust general purpose parts. Additionally, the LMV861 and LMV862 are EMI hardened to minimize any interference so they are ideal for EMI sensitive applica-

The unity gain stable LMV861 and LMV862 feature 30 MHz of bandwidth while consuming only 2.25 mA of current per channel. These parts also maintain stability for capacitive loads as large as 200 pF. The LMV861 and LMV862 provide superior performance and economy in terms of power and space usage.

This family of parts has a maximum input offset voltage of 1 mV, a rail-to-rail output stage and an input common-mode voltage range that includes ground. Over an operating range from 2.7V to 5.5V the LMV861 and LMV862 provide a PSRR of 93 dB, and a CMRR of 93 dB. The LMV861 is offered in the space saving 5-Pin SC70 package, and the LMV862 in the 8-Pin MSOP.

### **Features**

Supply voltage

Unless otherwise noted, typical values at  $T_{\Delta} = 25^{\circ}C$ , V = 3.3V


<ul><li>Supply current (per channel)</li></ul>	2.25 mA
<ul><li>Input offset voltage</li></ul>	1 mV max
<ul><li>Input bias current</li></ul>	0.1 pA
■ GBW	30 MHz
■ EMIRR at 1.8 GHz	105 dB
Input noise voltage at 1 kHz	8 nV/√Hz
■ Slew rate	18 V/µs
<ul><li>Output voltage swing</li></ul>	Rail-to-Rail
<ul><li>Output current drive</li></ul>	67 mA
<ul> <li>Operating ambient temperature range</li> </ul>	-40°C to 125°C


# **Applications**

- Photodiode preamp
- Weight scale systems
- Filters/buffers
- Medical diagnosis equipment

# **Typical Application**

#### **EMI Hardened Sensor Application**





30024001

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Storage Temperature Range -65°C to +150°C

Junction Temperature (Note 3) +150°C

Soldering Information

Infrared or Convection (20 sec) 260°C

# **Operating Ratings** (Note 1)

Temperature Range (Note 3)  $-40^{\circ}$ C to +125°C Supply Voltage (V<sub>S</sub> = V<sup>+</sup> – V<sup>-</sup>) 2.7V to 5.5V

Package Thermal Resistance (θ<sub>.IA</sub> (Note 3))

5-Pin SC70 302°C/W 8-Pin MSOP 217°C/W

# 3.3V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25$ °C,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ , and  $R_L = 10$  k $\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
V <sub>OS</sub>	Input Offset Voltage (Note 9)			±273	±1000 <b>1260</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Temperature Drift (Notes 9, 10)			±0.7	±2.6	μV/°C
В	Input Bias Current (Note 10)			0.1	10 <b>500</b>	pA
los	Input Offset Current			1		pА
CMRR	Common-Mode Rejection Ratio (Note 9)	0.2V ≤ V <sub>CM</sub> ≤ V+ - 1.2V	77 <b>75</b>	93		dB
PSRR	Power Supply Rejection Ratio (Note 9)	$2.7V \le V^{+} \le 5.5V$ , $V_{OUT} = 1V$	77 <b>76</b>	93		dB
EMIRR	EMI Rejection Ratio, IN+ and IN- (Note 8)	$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (-20 dBV}_P),$ f = 400 MHz		70		
		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (}-20 \text{ dBV}_P\text{)},$ f = 900 MHz		80		dB
		$V_{RF_PEAK} = 100 \text{ mV}_P \text{ (-20 dBV}_P),$ f = 1800 MHz		105		uБ
		$V_{RF_PEAK} = 100 \text{ mV}_P \text{ (-20 dBV}_P),$ f = 2400 MHz		110		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 65 dB	-0.1		2.1	V
A <sub>VOL</sub>	Large Signal Voltage Gain (Note 11)	$R_L = 2 \text{ k}\Omega$ $V_{OUT} = 0.15 \text{V to } 1.65 \text{V},$ $V_{OUT} = 3.15 \text{V to } 1.65 \text{V}$	100 <b>97</b>	110		dD
		$R_L = 10 \text{ k}\Omega$ $V_{OUT} = 0.1 \text{V to } 1.65 \text{V},$ $V_{OUT} = 3.2 \text{V to } 1.65 \text{V}$	100 <b>98</b>	113		dB

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
$V_{OUT}$	Output Voltage Swing High	LMV861,		12	14	
		$R_L = 2 k\Omega$ to V+/2			18	
		LMV862,		12	16	
		$R_L = 2 k\Omega$ to V+/2			19	
		LMV861,		3	4	
		$R_L = 10 \text{ k}\Omega \text{ to V} + /2$			5	
		LMV862,		3	6	
		$R_L = 10 \text{ k}\Omega \text{ to V} + /2$			7	mV from
	Output Voltage Swing Low	LMV861,		8	12	either rail
		$R_L = 2 k\Omega$ to V+/2			16	
		LMV862,		10	14	
		$R_L = 2 k\Omega$ to V+/2			17	
		LMV861,		2	4	
		$R_L = 10 \text{ k}\Omega \text{ to V} + /2$			5	
		LMV862,		3	7	
		$R_L = 10 \text{ k}\Omega \text{ to V+/2}$			8	
I <sub>OUT</sub>	Output Short Circuit Current	Sourcing, V <sub>OUT</sub> = V <sub>CM</sub> ,	61	70		mA
		V <sub>IN</sub> = 100 mV	52			
		Sinking, V <sub>OUT</sub> = V <sub>CM</sub> ,	72	86		"''
		$V_{IN} = -100 \text{ mV}$	58			
I <sub>S</sub>	Supply Current	LMV861		2.25	2.59	
					3.00	mA
		LMV862		4.42	5.02	
<u> </u>		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		40	5.77	
SR	Slew Rate (Note 7)	$A_V = +1, V_{OUT} = 1 V_{PP},$ 10% to 90%		18		V/µs
GBW	Gain Bandwidth Product	10 % 10 90 %		30		MHz
	Phase Margin			70		deg
$\Phi_{\rm m}$		£ 4 1.1 1=				ueg
$e_n$	Input Referred Voltage Noise Density	f = 1 kHz		8		nV/√Hz
	In and Defermed Comment Neise Desert	f = 100 kHz		5		<u> </u>
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz		0.015		pA/√Hz
R <sub>OUT</sub>	Closed Loop Output Impedance	f = 20 MHz		80		Ω
$C_{IN}$	Common-Mode Input Capacitance			21		pF
	Differential-Mode Input Capacitance			15		F.,
THD+N	Total Harmonic Distortion + Noise	f = 1 kHz, A <sub>V</sub> = 1, BW ≥ 500 kHz		0.02		%

# **5V Electrical Characteristics** (Note 4)

Unless otherwise specified, all limits are guaranteed for T = 25°C, V+ = 5V, V- = 0V,  $V_{CM}$  = V+/2, and  $R_L$  =10 k $\Omega$  to V+/2. **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ	Max	Units
V <sub>OS</sub>	Input Offset Voltage (Note 9)		(Note 6)	(Note 5) ±273	(Note 6) ±1000 <b>1260</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Temperature Drift (Notes 9, 10)			±0.7	±2.6	μV/°C
I <sub>B</sub>	Input Bias Current (Note 10)			0.1	10 <b>500</b>	pА
I <sub>os</sub>	Input Offset Current			1		pА
CMRR	Common-Mode Rejection Ratio (Note 9)	$0V \le V_{CM} \le V^+ -1.2V$	78 <b>77</b>	94		dB

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
PSRR	Power Supply Rejection Ratio (Note 9)	2.7V ≤ V+ ≤ 5.5V,	77 <b>76</b>	93	, ,	dB
	,	V <sub>OUT</sub> = 1V	70			
EMIRR	EMI Rejection Ratio, IN+ and IN- (Note 8)	$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (-20 dBV}_P),$ f = 400  MHz		70		
		$V_{RF\_PEAK} = 100 \text{ mV}_{P} (-20 \text{ dBV}_{P}),$ f = 900 MHz		80		-ID
		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (-20 dBV}_P),$ f = 1800  MHz		105		dB
		$V_{RF\_PEAK} = 100 \text{ mV}_P (-20 \text{ dBV}_P),$ f = 2400  MHz		110		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 65 dB	-0.1		3.9	V
A <sub>VOL</sub>	Large Signal Voltage Gain (Note 11)	$\begin{aligned} R_L &= 2 \text{ k}\Omega \\ V_{OUT} &= 0.15 \text{V to } 2.5 \text{V}, \end{aligned}$	103 <b>100</b>	111		
		V <sub>OUT</sub> = 4.85V to 2.5V				dB
		$R_{L} = 10 \text{ k}\Omega$ $V_{OUT} = 0.1 \text{V to } 2.5 \text{V},$ $V_{OUT} = 4.9 \text{V to } 2.5 \text{V}$	103 <b>100</b>	113		
V <sub>OUT</sub>	Output Voltage Swing High,	LMV861,		13	15	
*OUT	Surper voltage Swing Filgri,	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		10	19	
		LMV862,		13	17	-
		$R_L = 2 k\Omega$ to V+/2			20	
		LMV861,		3	4	1
		$R_L = 10 \text{ k}\Omega \text{ to V} + /2$			5	
		LMV862,		3	6	1
		$R_L = 10 \text{ k}\Omega \text{ to V} + /2$			7	mV from
	Output Voltage Swing Low,	LMV861,		10	14	either rail
		$R_L = 2 k\Omega$ to V+/2			18	
		LMV862,		12	17	
		$R_L = 2 k\Omega \text{ to V} + /2$			20	
		LMV861,		3	4	
		$R_L = 10 \text{ k}\Omega \text{ to V+/2}$			5	
		LMV862, $R_1 = 10 \text{ k}\Omega \text{ to V}^{+/2}$		3	7 <b>8</b>	
	Output Short Circuit Current	Sourcing, $V_{OUT} = V_{CM}$ ,	90	150	•	
l <sub>out</sub>	Output Short Circuit Current	V <sub>IN</sub> = 100 mV	86			mA
		Sinking, $V_{OUT} = V_{CM}$ ,	90	150		
		$V_{IN} = -100 \text{ mV}$	86			
I <sub>S</sub>	Supply Current	LMV861		2.47	2.84 <b>3.27</b>	mA
		LMV862		4.85	5.63 <b>6.35</b>	""
SR	Slew Rate (Note 7)	$A_V = +1$ , $V_{OUT} = 2V_{PP}$ , 10% to 90%		20		V/µs
GBW	Gain Bandwidth Product			31		MHz
$\Phi_{m}$	Phase Margin			71		deg
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 1 kHz		8		V//II
		f = 100 kHz		5		nV/√Hz
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz		0.015		pA/√Hz
R <sub>OUT</sub>	Closed Loop Output Impedance	f = 20 MHz		60		Ω

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
C <sub>IN</sub>	Common-Mode Input Capacitance			20		pF
	Differential-Input Capacitance			15		ρг
THD+N	Total Harmonic Distortion + Noise	f = 1 kHz, A <sub>V</sub> = 1, BW ≥ 500 kHz		0.02		%

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

**Note 4:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_1 > T_A$ .

Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.

Note 7: Number specified is the slower of positive and negative slew rates.


Note 8: The EMI Rejection Ratio is defined as EMIRR = 20log ( $V_{RE\ PEAK}/\Delta V_{OS}$ ).


Note 9: The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution

Note 10: This parameter is guaranteed by design and/or characterization and is not tested in production.

Note 11: The specified limits represent the lower of the measured values for each output range condition.

# **Connection Diagrams**







# **Ordering Information**


Package	Part Number	Package Marking	Transport Media	NSC Drawing
	LMV861MG		1k Units Tape and Reel	
5-Pin SC70	LMV861MGE	AEA	250 Units Tape and Reel	MAA05A
	LMV861MGX		3k Units Tape and Reel	
8-Pin MSOP	LMV862MM	A 15 A	1k Units Tape and Reel	MUA08A
0-PIII WISOP	LMV862MMX	AJ5A	3.5k Units Tape and Reel	IVIUAUOA


# **Typical Performance Characteristics** At $T_A = 25^{\circ}\text{C}$ . $R_L = 10 \text{ k}\Omega$ , $V^+ = 3.3\text{V}$ , $V^- = 0\text{V}$ , unless otherwise specified.







V<sub>OS</sub> vs. Supply Voltage 0.3 0.2 -40°C 0.1 Vos (mV) -0.1 85°C -0.2 -0.3 L 2.5 3.0 3.5 4.0 4.5 5.0 6.0 5.5 V<sub>SUPPLY</sub> (V)








### Input Bias Current vs. V<sub>CM</sub> at 85°C




30024016

# Input Bias Current vs. $\rm V_{CM}$ at 125°C




30024017


#### Supply Current vs. Supply Voltage Single LMV861




30024018

Supply Current vs. Supply Voltage Dual LMV862








Supply Current vs. Temperature Dual LMV862




30024022












Output Swing High vs. Supply Voltage  $R_L$  = 10 k $\Omega$ 




Output Swing Low vs. Supply Voltage  $R_L = 2 \text{ k}\Omega$ 



## Output Swing Low vs. Supply Voltage $R_L$ = 10 $k\Omega$



#### Output Voltage Swing vs. Load Current at V+ = 3.3V




#### SINK 8.0 0.6 125°C V<sub>OUT</sub> FROM RAIL (V) 0.4 0.2 V<sup>+</sup> = 5.0V -0.2 -0.4 -0.6 125°C 8.0-SOURCE -1.0 L 10 20 30 40 60 70

Output Voltage Swing vs. Load Current at V+ = 5.0V

30024031


#### Open Loop Frequency Response vs. Temperature



30024032


Open Loop Frequency Response vs. Load Conditions

 $I_{LOAD}$  (mA)



30024033


#### Phase Margin vs. Capacitive Load




30024034

9


#### **PSRR vs. Frequency**



30024035




## Large Signal Step Response with Gain = 1





#### Small Signal Step Response with Gain = 1

30024038




#### **Channel Separation vs. Frequency**








#### Small Signal Step Response with Gain = 10





30024041




















50

40

30

20 L

-40

f<sub>RF</sub> = 900 MHz

-30

RF INPUT PEAK VOLTAGE (dBVp)

-10


0

10

30024051

-20

# EMIRR IN+ vs. Frequency



EMIRR IN+ vs. Power at 1800 MHz

30024050

EMIRR IN+ vs. Power at 2400 MHz 120 125°C ∕85°C 110 100 90 EMIRR<sub>V\_PEAK</sub>(dB) 80 -40°C 70 60 50 40 30 20 f<sub>RF</sub> = 2400 MHz -40 -30 -10 10 RF INPUT PEAK VOLTAGE (dBVp)

120 110 100 90 80 70 60 50 40  $V^{+} = 3.3V, 5.0V$ 30 V<sub>RF PEAK</sub> = -20 dBVp 20 L 10000 FREQUENCY (MHz)

30024052

# **Application Information**

#### INTRODUCTION

The LMV861 and LMV862 are operational amplifiers with excellent specifications, such as low offset, low noise and a railto-rail output. These specifications make the LMV861 and LMV862 great choices for medical and instrumentation applications such as diagnosis equipment and power line monitors. The low supply current is perfect for battery powered equipment. The small packages, SC70 package for the LMV861, and the MSOP package for the dual LMV862, make these parts a perfect choice for portable electronics. Additionally, the EMI hardening makes the LMV861 and LMV862 a must for almost all op amp applications. Most applications are exposed to Radio Frequency (RF) signals such as the signals transmitted by mobile phones or wireless computer peripherals. The LMV861 and LMV862 will effectively reduce disturbances caused by RF signals to a level that will be hardly noticeable. This again reduces the need for additional filtering and shielding. Using this EMI resistant series of op amps will thus reduce the number of components and space needed for applications that are affected by EMI, and will help applications, not yet identified as possible EMI sensitive, to be more robust for EMI.

#### INPUT CHARACTERISTICS

The input common mode voltage range of the LMV861 and LMV862 includes ground, and can even sense well below ground. The CMRR level does not degrade for input levels up to 1.2V below the supply voltage. For a supply voltage of 5V, the maximum voltage that should be applied to the input for best CMRR performance is thus 3.8V.

When not configured as unity gain, this input limitation will usually not degrade the effective signal range. The output is rail-to-rail and therefore will introduce no limitations to the signal range.

The typical offset is only 0.273 mV, and the TCV  $_{OS}$  is 0.7  $\mu\text{V}/^{\circ}\text{C},$  specifications close to precision op amps.

#### **CMRR MEASUREMENT**

The CMRR measurement results may need some clarification. This is because different setups are used to measure the AC CMRR and the DC CMRR.

The DC CMRR is derived from  $\Delta V_{OS}$  versus  $\Delta V_{CM}$ . This value is stated in the tables, and is tested during production testing. The AC CMRR is measured with the test circuit shown in Figure 1.




FIGURE 1. AC CMRR Measurement Setup

The configuration is largely the usually applied balanced configuration. With potentiometer P1, the balance can be tuned to compensate for the DC offset in the DUT. The main difference is the addition of the buffer. This buffer prevents the open-loop output impedance of the DUT from affecting the balance of the feedback network. Now the closed-loop output impedance of the buffer is a part of the balance. But as the closed-loop output impedance is much lower, and by careful selection of the buffer also has a larger bandwidth, the total effect is that the CMRR of the DUT can be measured much more accurately. The differences are apparent in the larger measured bandwidth of the AC CMRR.

One artifact from this test circuit is that the low frequency CM-RR results appear higher than expected. This is because in the AC CMRR test circuit the potentiometer is used to compensate for the DC mismatches. So, mainly AC mismatch is all that remains. Therefore, the obtained DC CMRR from this AC CMRR test circuit tends to be higher than the actual DC CMRR based on DC measurements.

The CMRR curve in *Figure 2* shows a combination of the AC CMRR and the DC CMRR.




FIGURE 2. CMRR Curve

#### **OUTPUT CHARACTERISTICS**

As already mentioned the output is rail-to-rail. When loading the output with a 10  $k\Omega$  resistor the maximum swing of the output is typically 3 mV from the positive and negative rail.

The output of the LMV861 and LMV862 can drive currents up to 70 mA at 3.3V, and even up to 150 mA at 5V.

The LMV861 and LMV862 can be connected as non-inverting unity gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed at the output of an amplifier along with the amplifier's output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating. The LMV861 and LMV862 can directly drive capacitive loads up to 200 pF without any stability issues. In order to drive heavier capacitive loads, an isolation resistor,  $R_{\rm ISO}$ , should be used, as shown in Figure 3. By using this isolation resistor, the capacitive load is isolated from the amplifier's output, and hence, the pole caused by C<sub>1</sub> is no longer in the feedback loop. The larger the value of R<sub>ISO</sub>, the more stable the amplifier will be. If the value of R<sub>ISO</sub> is sufficiently large, the feedback loop will be stable, independent of the value of C<sub>L</sub>. However, larger values of R<sub>ISO</sub> result in reduced output swing and reduced output current drive.




FIGURE 3. Isolating Capacitive Load

A resistor value of around  $50\Omega$  would be sufficient. As an example some values are given in the following table, for 5V and an open loop gain of 111 dB.

C <sub>LOAD</sub>	R <sub>ISO</sub>
300 pF	62Ω
400 pF	55Ω
500 pF	50Ω

When increasing the closed-loop gain the capacitive load can be increased even further. With a closed loop gain of 2 and a  $27\Omega$  isolation resistor, the load can be 1 nF

#### **EMIRR**

With the increase of RF transmitting devices in the world, the electromagnetic interference (EMI) between those devices and other equipment becomes a bigger challenge. The LMV861 and LMV862 are EMI hardened op amps which are specifically designed to overcome electromagnetic interference. Along with EMI hardened op amps, the EMIRR parameter is introduced to unambiguously specify the EMI performance of an op amp. This section presents an overview of EMIRR. A detailed description on this specification for EMI hardened op amps can be found in Application Note AN-1698. The dimensions of an op amp IC are relatively small compared to the wavelength of the disturbing RF signals. As a result the op amp itself will hardly receive any disturbances.

The RF signals interfering with the op amp are dominantly received by the PCB and wiring connected to the op amp. As a result the RF signals on the pins of the op amp can be represented by voltages and currents. This representation significantly simplifies the unambiguous measurement and specification of the EMI performance of an op amp.

RF signals interfere with op amps via the non-linearity of the op amp circuitry. This non-linearity results in the detection of the so called out-of-band signals. The obtained effect is that the amplitude modulation of the out-of-band signal is down-converted into the base band. This base band can easily overlap with the band of the op amp circuit. As an example Figure 4 depicts a typical output signal of a unity-gain connected op amp in the presence of an interfering RF signal. Clearly the output voltage varies in the rhythm of the on-off keying of the RF carrier.




FIGURE 4. Offset voltage variation due to an interfering RF signal

#### **EMIRR Definition**

To identify EMI hardened op amps, a parameter is needed that quantitatively describes the EMI performance of op amps. A quantitative measure enables the comparison and the ranking of op amps on their EMI robustness. Therefore the EMI Rejection Ratio (EMIRR) is introduced. This parameter describes the resulting input-referred offset voltage shift of an op amp as a result of an applied RF carrier (interference) with a certain frequency and level. The definition of EMIRR is given by:

$$EMIRR_{V_{RF\_PEAK}} = 20 \log \left( \frac{V_{RF\_PEAK}}{\Delta V_{OS}} \right)$$

In which  $V_{RF\_PEAK}$  is the amplitude of the applied un-modulated RF signal (V) and  $\Delta V_{OS}$  is the resulting input-referred offset voltage shift (V). The offset voltage depends quadratically on the applied RF level, and therefore, the RF level at which the EMIRR is determined should be specified. The standard level for the RF signal is 100 mV $_{P}$ . Application Note AN-1698 addresses the conversion of an EMIRR measured for an other signal level than 100 mV $_{P}$ . The interpretation of the EMIRR parameter is straightforward. When two op amps have EMIRRs which differ by 20 dB, the resulting error signals when used in identical configurations, differs by 20 dB as well. So, the higher the EMIRR, the more robust the op amp.

#### Coupling an RF Signal to the IN+ Pin

Each of the op amp pins can be tested separately on EMIRR. In this section the measurements on the IN+ pin (which, based on symmetry considerations, also apply to the IN- pin) are discussed. In Application Note AN-1698 the other pins of the op amp are treated as well. For testing the IN+ pin the op

amp is connected in the unity gain configuration. Applying the RF signal is straightforward as it can be connected directly to the IN+ pin. As a result the RF signal path has a minimum of components that might affect the RF signal level at the pin. The circuit diagram is shown in Figure 5. The PCB trace from  $RF_{IN}$  to the IN+ pin should be a  $50\Omega$  stripline in order to match the RF impedance of the cabling and the RF generator. On the PCB a  $50\Omega$  termination is used. This  $50\Omega$  resistor is also used to set the bias level of the IN+ pin to ground level. For determining the EMIRR, two measurements are needed; one is measuring the DC output level when the RF signal is off; and the other is measuring the DC output level when the RF signal is switched on. The difference of the two DC levels is the output voltage shift as a result of the RF signal. As the op amp is in the unity gain configuration, the input referred offset voltage shift corresponds one-to-one to the measured output voltage shift.




FIGURE 5. Circuit for coupling the RF signal to IN+

#### **Cell Phone Call**

The effect of electromagnetic interference is demonstrated in a setup where a cell phone interferes with a pressure sensor application. The application is show in *Figure 7*.

This application needs two op amps and therefore a dual op amp is used. The op amp configured as a buffer and connected at the negative output of the pressure sensor prevents the loading of the bridge by resistor R2. The buffer also prevents the resistors of the sensor from affecting the gain of the following gain stage. The op amps are placed in a single supply configuration.

The experiment is performed on two different op amps: a typical standard op amp and the LMV862, EMI hardened dual op amp. A cell phone is placed on a fixed position a couple of centimeters from the op amps in the sensor circuit.

When the cell phone is called, the PCB and wiring connected to the op amps receive the RF signal. Subsequently, the op amps detect the RF voltages and currents that end up at their pins. The resulting effect on the output of the second op amp is shown in *Figure 6*.




FIGURE 6. Comparing EMI Robustness

The difference between the two types of op amps is clearly visible. The typical standard dual op amp has an output shift (disturbed signal) larger than 1V as a result of the RF signal transmitted by the cell phone. The LMV862, EMI hardened op amp does not show any significant disturbances. This means that the RF signal will not disturb the signal entering the ADC when using the LMV862.




FIGURE 7. Pressure Sensor Application

#### **DECOUPLING AND LAYOUT**

Care must be given when creating a board layout for the op amp. For decoupling the supply lines it is suggested that 10 nF capacitors be placed as close as possible to the op amp. For single supply, place a capacitor between V+ and V-. For dual supplies, place one capacitor between V+ and the board ground, and a second capacitor between ground and V-.

Even with the LMV861 and LMV862 inherent hardening against EMI, it is still recommended to keep the input traces short and as far as possible from RF sources. Then the RF signals entering the chip are as low as possible, and the remaining EMI can be, almost, completely eliminated in the chip by the EMI reducing features of the LMV861 and LMV862.

#### LOAD CELL SENSOR APPLICATION

The LMV861 and LMV862 can be used for weight measuring system applications which use a load cell sensor. Examples of such systems are: bathroom weight scales, industrial weight scales and weight measurement devices on moving equipment such as forklift trucks.

The following example describes a typical load cell sensor application that can be used as a starting point for many different types of sensors and applications. Applications in environments where EMI may appear would especially benefit from the EMIRR performance of the LMV861 and LMV862.

#### **Load Cell Characteristics**

The load cell used in this example is a Wheatstone bridge. The value of the resistors in the bridge changes when pressure is applied to the sensor. This change of the resistor values will result in a differential output voltage depending on the sensitivity of the sensor, the used supply voltage and the applied pressure. The difference between the output at full scale pressure and the output at zero pressure is defined as the span of the load cell. A typical value for the span is 10 mV/V.

The circuit configuration should be chosen such that loading of the sensor is prevented. Loading of the resistor bridge due to the circuit following the sensor, could result in incorrect output voltages of the sensor.

#### Load Cell Example

Figure 8 shows a typical schematic for a load cell application. It uses a single supply and has an adjustment for both positive and negative offset of the load cell. An ADC converts the amplified signal to a digital signal.

The op amps A1 and A2 are configured as buffers, and are connected at both the positive and the negative output of the load cell. This is to prevent the loading of the resistor bridge in the sensor by the resistors configuring the differential op amp circuit (op amp A4). The buffers also prevent the resistors of the sensor from affecting the gain of the following gain stage. The third buffer (A3) is used to create a reference voltage, to correct for the offset in the system.

Given the differential output voltage  $V_S$  of the load cell, the output signal of this op amp configuration,  $V_{OUT}$ , equals:

$$V_{OUT} = \frac{R3}{R1} \times V_{SENSE} + \left(\frac{R3}{R5} + 1\right) \times V_{REF} - \frac{R3}{R5} \times V_{DD}$$

To align the pressure range with the full range of an ADC the correct gain needs to be set. To calculate the correct gain, the power supply voltage and the span of the load cell are needed. For this example a power supply of 5V is used and the span of the sensor, in this case a 125 kg sensor, is 100 mV. With the configuration as shown in *Figure 8*, this signal is covering almost the full input range of the ADC. With no weight on the load cell, the output of the sensor and the op amp A4 will be close to 0V. With the full weight on the load cell, the output of the sensor is 100 mV, and will be amplified with the gain from the configuration. In the case of the configuration of *Figure 8* the gain is R3/R1 = 51 k $\Omega$ /100 $\Omega$  = 50. This will result in a maximum output of 100 mV x 50 = 5V, which covers the full range of the ADC.

For further processing the digital signal can be processed by a microprocessor following the ADC, this can be used to display or log the weight on the load cell. To get a resolution of 0.5 kg, the LSB of the ADC should be smaller then 0.5 kg/125 kg = 1/1000. A 12-bit ADC would be sufficient as this gives 4096 steps. A 12-bit ADC such as the two channel 12-bit ADC122S021 can be used for this application.




FIGURE 8. Load Cell Application

#### IR PHOTODIODE APPLICATION

The LMV861 and LMV862 are also very good choices to be used in photodiode applications, such as IR communication, monitoring, etc. The large bandwidth of the LMV861 and LM862 makes it possible to create high speed detection. This, together with the low noise, makes the LMV861 and LMV862 ideal for medical applications such as fetal monitors and bed side monitors. Another application where the LMV861 and LMV862 would fit perfectly is a bill validator, an instrument to detect counterfeit bank notes. The following example describes an application that can be used for different types of photodiode sensors and applications.

#### IR Photodiode Example

The circuit shown in *Figure 10* is a typical configuration for the readout of a photodiode. The response of a photodiode to incoming light is a variation in the diode current. In many applications a voltage is required, i.e. when connecting to an ADC. Therefore the first step is to convert the diode signal current into a voltage by an I-V converter. In *Figure 10* the left op amp is configured as an I-V converter, with a gain set by R1

Some types of photodiodes can have a large capacitance. This could potentially lead to oscillation. The addition of resistor R2 isolates the photodiode capacitance from the feedback loop, thereby preventing the loop from oscillating.

The capacitor in between the two op amp configurations, blocks the DC component, thus removing the DC offset of the first op amp circuit, and the offset created by the ambient light

entering the photodiode. The second op amp amplifies the signal to levels that can be converted to a digital signal by an ADC. To prevent floating of the input of the second op amp, resistor R5 is added. By allowing the input bias current of a few pA to flow through this resistor a stable input is ensured. In *Figure 9* a sensed and amplified signal is shown from an IR source, in this case an IR remote control.

The data from the ADC can then be used by a DSP or micro-processor for further processing.




FIGURE 9. IR Photodiode Signal




FIGURE 10. IR Photodiode Application

# Physical Dimensions inches (millimeters) unless otherwise noted \_ A 2+0.1 SYMM ¢ 0.65 -PIN 1 INDEX AREA 1.8-2.4 1 25+0 1 (5X 0.4) LAND PATTERN RECOMMENDATION RO.025 MIN TYP GAGE PLANE RO.025 MIN TYP 0.8 0.2 С 0.1 C SEATING PLANE 0 . 1 - 0 . 2 TYP 5 X 0.4 ± 0.05 (0.515 TYP) DIMENSIONS ARE IN MILLIMETERS DIMENSIONS IN ( ) FOR REFERENCE ONLY MAA05A (Rev D) 5-Pin SC70 **NS Package Number MAA05A** В .118±.004 [3±0.1] NOT INCLUDING MOLD FLASH .006[0.15] MAX PER END (.189) [4.8] .118±.004 [3±0.1] NOT INCLUDING MOLD FLASH .193±.006 [4.9±0.15] PIN 1 IDENT-.0256 [0.65] RECOMMENDED LAND PATTERN -GAGE PLANE R.005 TYP [0.13] △ .004 [0.1] A SEATING PLANE [ 0.3<sup>+0</sup>.10<sub>0</sub> ] ⊕ .002 [0.05]@ BS CS CONTROLLING DIMENSION IS INCH VALUES IN [ ] ARE MILLIMETERS MUA08A (Rev F) 8-Pin MSOP **NS Package Number MUA08A**

Notes	
19	www.national.com

# **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench		
Audio	www.national.com/audio	Analog University	www.national.com/AU		
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes		
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts		
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green		
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging		
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality		
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns		
Power Management	www.national.com/power	Feedback	www.national.com/feedback		
Switching Regulators	www.national.com/switchers				
LDOs	www.national.com/ldo				
LED Lighting	www.national.com/led				
PowerWise	www.national.com/powerwise				
Serial Digital Interface (SDI)	www.national.com/sdi				
Temperature Sensors	www.national.com/tempsensors				
Wireless (PLL/VCO)	www.national.com/wireless				

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: ion.feedback@nsc.com