

FEATURES:

- 2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s
- Per-channel variable or constant throughput delay
- Automatic identification of ST-BUS®/GCI interfaces
- Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s
- Automatic frame offset delay measurement
- Per-stream frame delay offset programming
- Per-channel high impedance output control
- Per-channel Processor Mode
- Control interface compatible to Intel/Motorola CPUs
- Connection memory block programming
- IEEE-1149.1 (JTAG) Test Port
- Available in 84-pin Plastic Leaded Chip Carrier (PLCC), 100-pin Ball Grid Array (BGA), 100-pin Plastic Quad Flatpack


(PQFP) and 100-pin Thin Quad Flatpack (TQFP)

- 3.3V Power Supply
- Operating Temperature Range -40°C to +85°C

DESCRIPTION:


The IDT72V90823 is a non-blocking digital switch that has a capacity of 2,048 x 2,048 channels at a serial bit rate of 8.192 Mb/s, 1,024 x 1,024 channels at 4.096 Mb/s and 512 x 512 channels at 2.048 Mb/s. Some of the main features are: programmable stream and channel control, Processor Mode, input offset delay and high-impedance output control.

Per-stream input delay control is provided for managing large multi-chip switches that transport both voice channel and concatenated data channels. In addition, input streams can be individually calibrated for input frame offset.

FUNCTIONAL BLOCK DIAGRAM



5712 drw01

PIN CONFIGURATIONS



BGA: 1mm pitch, 11mm x 11mm (BC100-1, order code: BC)
TOP VIEW

5712 drw02





5712 drw03

NOTES:

1. DNC - Do Not Connect
2. IC - Internal Connection, tie to GROUND for normal operation.
3. All I/O pins are 5V tolerant except for TMS, TDI and TRST.

PLCC: 0.05in. pitch, 1.15in. x 1.15in. (PL84-1, order code: J)
TOP VIEW

PIN CONFIGURATIONS (CONTINUED)



PIN DESCRIPTION

SYMBOL	NAME	I/O	DESCRIPTION
GND	Ground.		Ground Rail.
Vcc	Vcc		+3.3 Volt Power Supply.
TX0-15 ⁽¹⁾	TX Output 0 to 15 (Three-state Outputs)	O	Serial data output stream. These streams may have data rates of 2.048, 4.096 or 8.192 Mb/s, depending upon the value programmed at bits DR0-1 in the IMS register.
RX0-15 ⁽¹⁾	RX Input 0 to 15	I	Serial data input stream. These streams may have data rates of 2.048, 4.096 or 8.192 Mb/s, depending upon the value programmed at bits DR0-1 in the IMS register.
$\overline{FO}$ ⁽¹⁾	Frame Pulse	I	When the WFPS pin is LOW, this input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS [®] and GCI specifications. When the WFPS pin is HIGH, this pin accepts a negative frame pulse which conforms to WFPS formats.
FE/HCLK ⁽¹⁾	Frame Evaluation/ HCLK Clock	I	When the WFPS pin is LOW, this pin is the frame measurement input. When the WFPS pin is HIGH, the HCLK (4.096 MHz clock) is required for frame alignment in the wide frame pulse (WFP) mode.
CLK ⁽¹⁾	Clock	I	Serial clock for shifting data in/out on the serial streams (RX/TX 0-15). Depending upon the value programmed at bits DR0-1 in the IMS register, this input accepts a 4.096, 8.192 or 16.384 MHz clock.
TMS	Test Mode Select	I	JTAG signal that controls the state transitions of the TAP controller. This pin is pulled HIGH by an internal pull-up when not driven.
TDI	Test Serial Data In	I	JTAG serial test instructions and data are shifted in on this pin. This pin is pulled HIGH by an internal pull-up when not driven.
TDO	Test Serial Data Out	O	JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high-impedance state when JTAG scan is not enabled.
TCK ⁽¹⁾	Test Clock	I	Provides the clock to the JTAG test logic.
$\overline{TRST}$	Test Reset	I	Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-reset state. This pin is pulled by an internal pull-up when not driven. This pin should be pulsed LOW on power-up, or held LOW, to ensure that the IDT72V90823 is in the normal functional mode.
IC ⁽¹⁾	Internal Connection	I	Connect to GND for normal operation. This pin must be low for the IDT72V90823 to function normally and to comply with IEEE 1114 (JTAG) boundary scan requirements.
$\overline{RESET}$ ⁽¹⁾	Device Reset (Schmitt Trigger Input)	I	This input (active LOW) puts the IDT72V90823 in its reset state that clears the device internal counters, registers and brings TX0-15 and microport data outputs to a high-impedance state. The time constant for a power up reset circuit must be a minimum of five times the rise time of the power supply. In normal operation, the $\overline{RESET}$ pin must be held LOW for a minimum of 100ns to reset the device.
WFPS ⁽¹⁾	Wide Frame Pulse Select	I	When 1, enables the wide frame pulse (WFP) Frame Alignment interface. When 0, the device operates in ST-BUS [®] /GCI mode.
A0-7 ⁽¹⁾	Address 0-7	I	When non-multiplexed CPU bus operation is selected, these lines provide the A0-A7 address lines to the internal memories.
DS/ $\overline{RD}$ ⁽¹⁾	Data Strobe/Read	I	For Motorola multiplexed bus operation, this input is DS. This active HIGH DS input works in conjunction with $\overline{CS}$ to enable the read and write operations. For Motorola non-multiplexed CPU bus operation, this input is DS. This active LOW input works in conjunction with $\overline{CS}$ to enable the read and write operations. For Intel multiplexed bus operation, this input is $\overline{RD}$. This active LOW input sets the data bus lines (AD0-7, D8-15) as outputs.
R/ $\overline{W}$ / $\overline{WR}$ ⁽¹⁾	Read/Write / Write	I	In the cases of Motorola non-multiplexed and multiplexed bus operations, this input is R/ $\overline{W}$. This input controls the direction of the data bus lines (AD0-7, D8-15) during a microprocessor access. For Intel multiplexed bus operation, this input is $\overline{WR}$. This active LOW input is used with $\overline{RD}$ to control the data bus (AD0-7) lines as inputs.
$\overline{CS}$ ⁽¹⁾	Chip Select	I	Active LOW input used by a microprocessor to activate the microprocessor port of IDT72V90823.
AS/ALE ⁽¹⁾	Address Strobe or Latch Enable	I	This input is used if multiplexed bus operation is selected via the IM input pin. For Motorola non-multiplexed bus operation, connect this pin to ground.

NOTE:

1. These pins are 5V tolerant.

PIN DESCRIPTION (CONTINUED)

SYMBOL	NAME	I/O	DESCRIPTION
IM ⁽¹⁾	CPU Interface Mode	I	When IM is HIGH, the microprocessor port is in the multiplexed mode. When IM is LOW, the microprocessor port is in non-multiplexed mode.
AD0-7 ⁽¹⁾	Address/Data Bus 0 to 7	I/O	These pins are the eight least significant data bits of the microprocessor port. In multiplexed mode, these pins are also the input address bits of the microprocessor port.
D8-15 ⁽¹⁾	Data Bus 8-15	I/O	These pins are the eight most significant data bits of the microprocessor port.
DTA ⁽¹⁾	Data Transfer Acknowledgment	O	This active LOW output signal indicates that a data bus transfer is complete. When the bus cycle ends, this pin drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
CCO ⁽¹⁾	Control Output	O	This is a 4.096, 8.192 or 16.384 Mb/s output containing 512, 1,024 or 2,048 bits per frame respectively. The level of each bit is determined by the CCO bit in the connection memory. See External Drive Control Section.
ODE ⁽¹⁾	Output Drive Enable	I	This is the output enable control for the TX0 to TX15 serial outputs. When ODE input is LOW and the OSB bit of the IMS register is LOW, TX0-15 are in a high-impedance state. If this input is HIGH, the TX0-15 output drivers are enabled. However, each channel may still be put into a high-impedance state by using the per channel control bit in the connection memory.

NOTE:

1. These pins are 5V tolerant.

FUNCTIONAL DESCRIPTION

The IDT72V90823 is capable of switching up to 2,048 x 2,048, 64 Kbit/s PCM or N x 64 Kbit/s channel data. The device maintains frame integrity in data applications and minimum throughput delay for voice applications on a per channel basis.

The serial input streams of the IDT72V90823 can have a bit rate of 2,048, 4.096 or 8.192 Mb/s and are arranged in 125µs wide frames, which contain 32, 64 or 128 channels respectively. The data rates on input and output streams are identical.

In Processor Mode, the microprocessor can access input and output time-slots on a per channel basis allowing for transfer of control and status information. The IDT72V90823 automatically identifies the polarity of the frame synchronization input signal and configures the serial streams to either ST-BUS® or GCI formats.

With the variety of different microprocessor interfaces, IDT72V90823 has provided an Input Mode pin (IM) to help integrate the device into different microprocessor based environments: Non-multiplexed or Multiplexed. These interfaces provide compatibility with multiplexed and Motorola non-multiplexed buses. The device can also resolve different control signals eliminating the use of glue logic necessary to convert the signals (R/W/WR, DS/RD, AS/ALE).

The frame offset calibration function allows users to measure the frame offset delay using a frame evaluation pin (FE). The input offset delay can be programmed for individual streams using internal frame input offset registers, see Table 11.

The internal loopback allows the TX output data to be looped around to the RX inputs for diagnostic purposes.

A functional Block Diagram of the IDT72V90823 is shown in Figure 1.

DATA AND CONNECTION MEMORY

The received serial data is converted to parallel format by internal serial-to-parallel converters and stored sequentially in the data memory. The 8 KHz input frame pulse (F0i) is used to generate channel and frame boundaries of the input serial data. Depending on the interface mode select (IMS) register, the usable data memory may be as large as 2,048 bytes.

Data to be output on the serial streams (TX0-15) may come from either the data memory or connection memory. For data output from data memory (connection mode), addresses in the connection memory are used. For data to be output from connection memory, the connection memory control bits must set the particular TX output in Processor Mode. One time-slot before the data is to be output, data from either connection memory or data memory is read internally. This allows enough time for memory access and parallel-to-serial conversion.

CONNECTION AND PROCESSOR MODES

In the Connection Mode, the addresses of the input source data for all output channels are stored in the connection memory. The connection memory is mapped in such a way that each location corresponds to an output channel on the output streams. For details on the use of the source address data (CAB and SAB bits), see Table 13 and Table 14. Once the source address bits are programmed by the microprocessor, the contents of the data memory at the selected address are transferred to the parallel-to-serial converters and then onto a TX output stream.

By having the each location in the connection memory specify an input channel, multiple outputs can specify the same input address. This can be a powerful tool used for broadcasting data.

In Processor Mode, the microprocessor writes data to the connection memory. Each location in the connection memory corresponds to a particular output stream and channel number and is transferred directly to the parallel-to-serial converter one time-slot before it is to be output. This data will be output on the TX streams in every frame until the data is changed by the microprocessor.

As the IDT72V90823 can be used in a wide variety of applications, the device also has memory locations to control the outputs based on operating mode. Specifically, the IDT72V90823 provides five per-channel control bits for the following functions: processor or connection mode, constant or variable delay, enables/three-state the TX output drivers and enables/disables the loopback function. In addition, one of these bits allows the user to control the CCO output.

If an output channel is set to a high-impedance state through the connection memory, the TX output will be in a high-impedance state for the duration of that channel. In addition to the per-channel control, all channels on the ST-BUS® outputs can be placed in a high impedance state by either pulling the ODE input pin low or programming the Output Stand-By (OSB) bit in the interface mode selection register. This action overrides the per-channel programming in the connection memory bits.

The connection memory data can be accessed via the microprocessor interface. The addressing of the devices internal registers, data and connection memories is performed through the address input pins and the Memory Select (MS) bit of the control register. For details on device addressing, see Software Control and Control Register bits description (Table 4, 6 and 7).

SERIAL DATA INTERFACE TIMING

The master clock frequency must always be twice the data rate. For serial data rates of 2.048, 4.096 or 8.192 Mb/s, the master clock (CLK) must be either at 4.096, 8.192 or 16.384 MHz respectively. The input and output stream data rates will always be identical.

The IDT72V90823 provides two different interface timing modes ST-BUS®/GCI and WFP (wide frame pulse). If the WFPS pin is high, the IDT72V90823 is in the wide frame pulse (WFP) frame alignment mode.

In ST-BUS®/GCI mode, the input 8 KHz frame pulse can be in either ST-BUS® or GCI format. The IDT72V90823 automatically detects the presence of an input frame pulse and identifies it as either ST-BUS® or GCI. In ST-BUS® format, every second falling edge of the master clock marks a bit boundary and the data is clocked in on the rising edge of CLK, three quarters of the way into the bit cell, see Figure 7. In GCI format, every second rising edge of the master clock marks the bit boundary and data is clocked in on the falling edge of CLK at three quarters of the way into the bit cell, see Figure 8.

WIDE FRAME PULSE (WFP) FRAME ALIGNMENT TIMING

When the device is in WFP frame alignment mode, the CLK input must be at 16.384 MHz, the FE/HCLK input is 4.096 MHz and the 8 kHz frame pulse is in ST-BUS® format. The timing relationship between CLK, HCLK and the frame pulse is shown in Figure 9.

When WFPS pin is high, the frame alignment evaluation feature is disabled. However, the frame input offset registers may still be programmed to compensate for the varying frame delays on the serial input streams.

SWITCHING CONFIGURATIONS

The IDT72V90823 can operate at different speeds. To configure the maximum non-blocking switching data rate, the two DR bits in the IMS register are used. Following are the possible configurations:

2.048 Mb/s Serial Links (DR0=0, DR1=0)

When the 2.048 Mb/s data rate is selected, the device is configured with 16-input/16-output data streams each having 32, 64 Kbit/s channels each. This mode requires a CLK of 4.096 MHz and allows a maximum non-blocking capacity of 512 x 512 channels.

4.096 Mb/s Serial Links (DR0=1, DR1=0)

When the 4.096 Mb/s data rate is selected, the device is configured with 16-input/16-output data streams each having 64, 64 Kbit/s channels each. This mode requires a CLK of 8.192 MHz and allows a maximum non-blocking capacity of 1,024 x 1,024 channels.

8.192 Mb/s Serial Links (DR0=0, DR1=1)

When the 8.192 Mb/s data rate is selected, the device is configured with 16-input/16-output data streams each having 128, 64 Kbit/s channels each. This mode requires a CLK of 16.384 MHz and allows a maximum non-blocking capacity of 2,048 x 2,048 channels.

Table 1 summarizes the switching configurations and the relationship between different serial data rates and the master clock frequencies.

INPUT FRAME OFFSET SELECTION

Input frame offset selection allows the channel alignment of individual input streams to be offset with respect to the output stream channel alignment (i.e. F0i). Although all input data comes in at the same speed, delays can be caused by variable path serial backplanes and variable path lengths which may be implemented in large centralized and distributed switching systems. Because data is often delayed, this feature is useful in compensating for the skew between clocks.

Each input stream can have its own delay offset value by programming the frame input offset registers (FOR). The maximum allowable skew is +4.5 master clock (CLK) periods forward with resolution of 1/2 clock period. The output frame offset cannot be offset or adjusted. See Figure 5, Table 11 and 12 for delay offset programming.

SERIAL INPUT FRAME ALIGNMENT EVALUATION

The IDT72V90823 provides the frame evaluation (FE) input to determine different data input delays with respect to the frame pulse F0i.

A measurement cycle is started by setting the start frame evaluation (SFE) bit low for at least one frame. When the SFE bit in the IMS register is changed

from low to high, the evaluation starts. Two frames later, the complete frame evaluation (CFE) bit of the frame alignment register (FAR) changes from low to high to signal that a valid offset measurement is ready to be read from bits 0 to 11 of the FAR register. The SFE bit must be set to zero before a new measurement cycle started.

In ST-BUS® mode, the falling edge of the frame measurement signal (FE) is evaluated against the falling edge of the ST-BUS® frame pulse. In GCI mode, the rising edge of FE is evaluated against the rising edge of the GCI frame pulse. See Table 10 & Figure 4 for the description of the frame alignment register.

This feature is not available when the WFP Frame Alignment mode is enabled (i.e., when the WFPS pin is connected to VCC).

MEMORY BLOCK PROGRAMMING

The IDT72V90823 provides users with the capability of initializing the entire connection memory block in two frames. To set bits 11 to 15 of every connection memory location, first program the desired pattern in bits 5 to 9 of the IMS register.

The block programming mode is enabled by setting the memory block program (MBP) bit of the control register high. When the block programming enable (BPE) bit of the IMS register is set to high, the block programming data will be loaded into the bits 11 to 15 of every connection memory location. The other connection memory bits (bit 0 to bit 10) are loaded with zeros. When the memory block programming is complete, the device resets the BPE bit to zero.

LOOPBACK CONTROL

The loopback control (LPBK) bit of each connection memory location allows the TX output data to be looped back internally to the RX input for diagnostic purposes.

If the LPBK bit is high, the associated TX output channel data is internally looped back to the RX input channel (i.e., data from TX n channel m routes to the RX n channel m internally); if the LPBK bit is low, the loopback feature is disabled. For proper per-channel loopback operation, the contents of frame delay offset registers must be set to zero.

DELAY THROUGH THE IDT72V90823

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform time-slot interchange functions with different throughput delay capabilities on the per-channel basis. For voice applications, variable throughput delay is best as it ensures minimum delay between input and output data. In wideband data applications, constant throughput delay is best as the frame integrity of the information is maintained through the switch.

The delay through the device varies according to the type of throughput delay selected in the V/C bit of the connection memory.

VARIABLE DELAY MODE (V/C BIT = 0)

In this mode, the delay is dependent only on the combination of source and destination channels and is independent of input and output streams. The minimum delay achievable in the IDT72V90823 is three time-slots. If the input channel data is switched to the same output channel (channel n, frame p), it will be output in the following frame (channel n, frame p+1). The same is true if input channel n is switched to output channel n+1 or n+2. If the input channel n is switched to output channel n+3, n+4, ..., the new output data will appear in the same frame. Table 2 shows the possible delays for the IDT72V90823 in the variable delay mode.

TABLE 1 — SWITCHING CONFIGURATION

Serial Interface Data Rate	Master Clock Required (MHz)	Matrix Channel Capacity
2.048 Mb/s	4.096	512 x 512
4.096 Mb/s	8.192	1,024 x 1,024
8.192 Mb/s	16.384	2,048 x 2,048

CONSTANT DELAY MODE ($\bar{V}/C$ BIT = 1)

In this mode, frame integrity is maintained in all switching configurations by making use of a multiple data memory buffer. Input channel data is written into the data memory buffers during frame n will be read out during frame $n+2$. In the IDT72V90823, the minimum throughput delay achievable in the constant delay mode will be one frame. For example, in 2 Mb/s mode, when input time-slot 31 is switched to output time-slot 0. The maximum delay of 94 time-slots of delay occurs when time-slot 0 in a frame is switched to time-slot 31 in the frame. See Table 3.

MICROPROCESSOR INTERFACE

The IDT72V90823 provides a parallel microprocessor interface for multiplexed or non-multiplexed bus structures. This interface is compatible with Motorola non-multiplexed and multiplexed buses.

If the IM pin is low a Motorola non-multiplexed bus should be connected to the device. If the IM pin is high, the device monitors the AS/ALE and DS/ $\bar{R}/\bar{D}$ to determine what mode the IDT72V90823 should operate in.

If DS/ $\bar{R}/\bar{D}$ is low at the rising edge of AS/ALE, then the mode 1 multiplexed timing is selected. If DS/ $\bar{R}/\bar{D}$ is high at the rising edge of AS/ALE, then the mode 2 multiplexed bus timing is selected.

For multiplexed operation, the required signals are the 8-bit data and address (AD0-AD7), 8-bit Data (D8-D15), Address strobe/Address latch enable (AS/ALE), Data strobe/Read (DS/ $\bar{R}/\bar{D}$), Read/Write (R/ $\bar{W}$ / $\bar{W}$), Chip select ($\bar{CS}$) and Data transfer acknowledge ($\bar{DTA}$). See Figure 12 and Figure 13 for multiplexed parallel microport timing.

For the Motorola non-multiplexed bus, the required signals are the 16-bit data bus (AD0-AD7, D8-D15), 8-bit address bus (A0-A7) and 4 control lines ($\bar{CS}$, DS, R/ $\bar{W}$ and $\bar{DTA}$). See Figure 14 and 15 for Motorola non-multiplexed microport timing.

The IDT72V90823 microport provides access to the internal registers, connection and data memories. All locations provide read/write access except for the data memory and the frame alignment register which are read only.

MEMORY MAPPING

The address bus on the microprocessor interface selects the internal registers and memories of the IDT72V90823.

If the A7 address input is low, then A6 through A0 are used to address the interface mode selection (IMS), control (CR), frame alignment (FAR) and frame input offset (FOR) registers (Table 4). If the A7 is high, then A6 through A0 are used to select 32, 64, or 128 locations corresponding to data rate of the ST-BUS[®]. The address input lines and the stream address bits (STA) of the control register allow access to the entire data and connection memories. The control and IMS registers together control all the major functions of the device, see Figure 3.

As explained in the Serial Data Interface Timing and Switching Configurations sections, after system power-up, the IMS register should be programmed immediately to establish the desired switching configuration.

The data in the control register consists of the memory block programming bit (MBP), the memory select bit (MS) and the stream address bits (STA). As explained in the Memory Block Programming section, the MBP bit allows the

entire connection memory block to be programmed. The memory select bit is used to designate the connection memory or the data Memory. The stream address bits select internal memory subsections corresponding to input or output serial streams.

The data in the IMS register consists of block programming bits (BPD0-BPD4), block programming enable bit (BPE), output stand by bit (OSB), start frame evaluation bit (SFE) and data rate selection bits (DR0-1). The block programming and the block programming enable bits allows users to program the entire connection memory (see Memory Block Programming section). If the ODE pin is low, the OSB bit enables (if high) or disables (if low) all ST-BUS[®] output drivers. If the ODE pin is high, the contents of the OSB bit is ignored and all TX output drivers are enabled.

CONNECTION MEMORY CONTROL

The CCO pin is a 4.096, 8.192 or 16.384 Mb/s output, which carries 512, 1,024 or 2,048 bits, respectively. The contents of the CCO bit of each connection memory location are output on the CCO pin once every frame. The contents of the CCO bits of the connection memory are transmitted sequentially on to the CCO pin and are synchronous with the data rates on the other serial streams.

The CCO bit is output one channel before the corresponding channel on the serial streams. For example, in 2.048 Mb/s mode (32 channels per frame), the contents of the CCO bit in position 0 (TX0, CH0) of the connection memory is output on the first clock cycle of channel 31 through CCO pin. The contents of the CCO bit in position 32 (TX1, CH0) of the connection memory is output on the second clock cycle of channel 31 via CCO pin.

If the ODE pin or the OSB bit is high, the OE bit of each connection memory location controls the output drivers-enables (if high) or disables (if low). See Table 5 for detail.

The processor channel (PC) bit of the connection memory selects between Processor Mode and Connection Mode. If high, the contents of the connection memory are output on the TX streams. If low, the stream address bit (SAB) and the channel address bit (CAB) of the connection memory defines the source information (stream and channel) of the time-slot that will be switched to the output from data memory.

The $\bar{V}/C$ (Variable/Constant Delay) bit in each connection memory location allows the per-channel selection between variable and constant throughput delay modes.

If the LPBK bit is high, the associated TX output channel data is internally looped back to the RX input channel (i.e., RX n channel m data comes from the TX n channel m). If the LPBK bit is low, the loopback feature is disabled. For proper per-channel loopback operation, the contents of the frame delay offset registers must be set to zero.

INITIALIZATION OF THE IDT72V90823

After power up, the state of the connection memory is unknown. As such, the outputs should be put in high impedance by holding the ODE low. While the ODE is low, the microprocessor can initialize the device, program the active paths, and disable unused outputs by programming the OE bit in connection memory. Once the device is configured, the ODE pin (or OSB bit depending on initialization) can be switched.



Figure 3. Addressing Internal Memories

TABLE 2 — VARIABLE THROUGHPUT DELAY VALUE

Input Rate	Delay for Variable Throughput Delay Mode (m – output channel number) (n – input channel number)		
	m < n	m = n, n+1, n+2	m > n+2
2.048 Mb/s	32 – (n-m) time-slots	m-n + 32 time slots	m-n time-slots
4.096 Mb/s	64 – (n-m) time-slots	m-n + 64 time-slots	m-n time-slots
8.192 Mb/s	128 – (n-m) time-slots	m-n + 128 time-slots	m-n time-slots

TABLE 3 — CONSTANT THROUGHPUT DELAY VALUE

Input Rate	Delay for Constant Throughput Delay Mode (m – output channel number) (n – input channel number)	
2.048 Mb/s	32 + (32 – n) + m time-slots	
4.096 Mb/s	64 + (64 – n) + m time-slots	
8.192 Mb/s	128 + (128 – n) + m time-slots	

TABLE 4 — INTERNAL REGISTER AND ADDRESS MEMORY MAPPING

A7 ⁽¹⁾	A6	A5	A4	A3	A2	A1	A0	Location
0	0	0	0	0	0	0	0	Control Register, CR
0	0	0	0	0	0	0	1	Interface Mode Selection Register, IMS
0	0	0	0	0	0	1	0	Frame Alignment Register, FAR
0	0	0	0	0	0	1	1	Frame Input Offset Register 0, FOR0
0	0	0	0	0	1	0	0	Frame Input Offset Register 1, FOR1
0	0	0	0	0	1	0	1	Frame Input Offset Register 2, FOR2
0	0	0	0	0	1	1	0	Frame Input Offset Register 3, FOR3
1	0	0	0	0	0	0	0	Ch0
1	0	0	0	0	0	0	1	Ch1
1	0	0	.	.	.	.	.	.
1	0	0	1	1	1	1	0	Ch30
1	0	0	1	1	1	1	1	Ch31 (Note 2)
1	0	1	0	0	0	0	0	Ch32
1	0	1	0	0	0	0	1	Ch33
1	0	1	.	.	.	.	.	.
1	0	1	1	1	1	1	0	Ch62
1	0	1	1	1	1	1	1	Ch63 (Note 3)
1	1	0	0	0	0	0	0	Ch64
1	1	0	0	0	0	0	1	Ch65
1	1	0	.	.	.	.	.	.
1	1	1	1	1	1	1	0	Ch126
1	1	1	1	1	1	1	1	Ch127 (Note 4)

Notes:

1. Bit A7 must be high for access to data and connection memory positions. Bit A7 must be low for access to registers.
2. Channels 0 to 31 are used when serial interface is at 2.048 Mb/s mode
3. Channels 0 to 63 are used when serial interface is at 4.096 Mb/s mode.
4. Channels 0 to 127 are used when serial interface is at 8.192 Mb/s mode.

TABLE 5 — OUTPUT HIGH IMPEDANCE CONTROL

OE bit in Connection Memory	ODE pin	OSB bit in IMS Register	TX Output Driver Status
0	Don't Care	Don't Care	Per Channel High-Impedance
1	0	0	High-Impedance
1	0	1	Enable
1	1	1	Enable
1	1	0	Enable

TABLE 6 — CONTROL REGISTER (CR) BITS

Read/Write Address: 00H, Reset Value: 0000H.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	MBP	MS	STA3	STA2	STA1	STA0
Bit	Name	Description													
15-6	Unused	Must be zero for normal operation.													
5	MBP (Memory Block Program)	When 1, the connection memory block programming feature is ready for the programming of Connection Memory high bits, bit 11 to bit 15. When 0, this feature is disabled.													
4	MS (Memory Select)	When 0, connection memory is selected for read or write operations. When 1, the data memory is selected for read operations and connection memory is selected for write operations. (No microprocessor write operation is allowed for the data memory.)													
3-0	STA3-0 (Stream Address Bits)	The binary value expressed by these bits refers to the input or output data stream, which corresponds to the subsection of memory made accessible for subsequent operations. (STA3 = MSB, STA0 = LSB)													

TABLE 7 — VALID ADDRESS LINES FOR DIFFERENT BIT RATES

Input/Output Data Rate	Valid Address Lines
2.048 Mb/s	A4, A3, A2, A1, A0
4.096 Mb/s	A5, A4, A3, A2, A1, A0
8.192 Mb/s	A6, A5, A4, A3, A2, A1, A0

TABLE 8 — INTERFACE MODE SELECTION (IMS) REGISTER BITS

Read/Write Address:	01 _H ,														
Reset Value:	0000 _H .														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	BPD4	BPD3	BPD2	BPD1	BPD0	BPE	OSB	SFE	DR1	DR0

Bit	Name	Description
15-10	Unused	Must be zero for normal operation.
9-5	BPD4-0 (Block Programming Data)	These bits carry the value to be loaded into the connection memory block whenever the memory block programming feature is activated. After the MBP bit in the control register is set to 1 and the BPE bit is set to 1, the contents of the bits BPD4-0 are loaded into bit 15 and 11 of the connection memory. Bit 10 to bit 0 of the connection memory are set to 0.
4	BPE (Begin Block Programming Enable)	A zero to one transition of this bit enables the memory block programming function. The BPE and BPD4-0 bits in the IMS register have to be defined in the same write operation. Once the BPE bit is set HIGH, the device requires two frames to complete the block programming. After the programming function has finished, the BPE bit returns to zero to indicate the operation is completed. When the BPE = 1, the BPE or MBP can be set to 0 to ensure proper operation. When BPE = 1, the other bit in the IMS register must not be changed for two frames to ensure proper operation.
3	OSB (Output Stand By)	When ODE = 0 and OSB = 0, the output drivers of TX0 to TX15 are in high impedance mode. When ODE = 0 and OSB = 1, the output driver of TX0 to TX15 function normally. When ODE = 1, TX0 to TX15 output drivers function normally.
2	SFE (Start Frame Evaluation)	A zero to one transition in this bit starts the frame evaluation procedure. When the CFE bit in the FAR register changes from zero to one, the evaluation procedure stops. To start another fame evaluation cycle, set this bit to zero for at least one frame.
1-0	DR0-1 (Data Rate Select)	Input/Output data rate selection. See Table 9 for detailed programming.


TABLE 9 — SERIAL DATA RATE SELECTION (16 INPUT X 16 OUTPUT)

DR1	DR0	Data Rate Selected	Master Clock Required
0	0	2.048 Mb/s	4.096 MHz
0	1	4.096 Mb/s	8.192 MHz
1	0	8.192 Mb/s	16.384 MHz
1	1	Reserved	Reserved

TABLE 10 — FRAME ALIGNMENT REGISTER (FAR) BITS

Read/Write Address: 02H,															
Reset Value: 0000H.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	CFE	FD11	FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0

Bit	Name	Description
15-13	Unused	Must be zero for normal operation.
12	CFE (Complete Frame Evaluation)	When CFE = 1, the frame evaluation is completed and bits FD10 to FD0 bits contains a valid frame alignment offset. This bit is reset to zero, when SFE bit in the IMS register is changed from 1 to 0.
11	FD11 (Frame Delay Bit 11)	The falling edge of FE (or rising edge for GCI mode) is sampled during the CLK-high phase (FD11 = 1) or during the CLK-low phase (FD11 = 0). This bit allows the measurement resolution to ½ CLK cycle.
10-0	FD10-0 (Frame Delay Bits)	The binary value expressed in these bits refers to the measured input offset value. These bits are reset to zero when the SFE bit of the IMS register changes from 1 to 0. (FD10 – MSB, FD0 – LSB)



5712 drw07

Figure 4. Example for Frame Alignment Measurement

TABLE 11 — FRAME INPUT OFFSET REGISTER (FOR) BITS

Read/Write Address:	03 _H for FOR0 register, 04 _H for FOR1 register, 05 _H for FOR2 register, 06 _H for FOR3 register,														
Reset Value:	0000 _H for all FOR registers.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OF32	OF31	OF30	DLE3	OF22	OF21	OF20	DLE2	OF12	OF11	OF10	DLE1	OF02	OF01	OF00	DLE0
FOR0 Register															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OF72	OF71	OF70	DLE7	OF62	OF61	OF60	DLE6	OF52	OF51	OF50	DLE5	OF42	OF41	OF40	DLE4
FOR1 Register															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OF112	OF111	OF110	DLE11	OF102	OF101	OF100	DLE10	OF92	OF91	OF90	DLE9	OF82	OF81	OF80	DLE8
FOR2 Register															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OF152	OF151	OF150	DLE15	OF142	OF141	OF140	DLE14	OF132	OF131	OF130	DLE13	OF122	OF121	OF120	DLE12
FOR3 Register															
Name ⁽¹⁾	Description														
OFn2, OFn1, OFn0 (Offset Bits 2, 1 & 0)	These three bits define how long the serial interface receiver takes to recognize and store bit 0 from the RX input pin: i.e., to start a new frame. The input frame offset can be selected to +4.5 clock periods from the point where the external frame pulse input signal is applied to the F0i input of the device. See Figure 5.														
DLEn (Data Latch Edge)	ST-BUS® mode: DLEn = 0, if clock rising edge is at the ¾ point of the bit cell. DLEn = 1, if when clock falling edge is at the ¾ of the bit cell. GCI mode: DLEn = 0, if clock falling edge is at the ¾ point of the bit cell. DLEn = 1, if when clock rising edge is at the ¾ of the bit cell.														

NOTE:

1. n denotes an input stream number from 0 to 15.

TABLE 12 — OFFSET BITS (OFN2, OFN1, OFN0, DLEN) & FRAME DELAY BITS (FD11, FD2-0)

Input Stream Offset	Measurement Result from Frame Delay Bits				Corresponding Offset Bits			
	FD11	FD2	FD1	FD0	OFn2	OFn1	OFn0	DLEn
No clock period shift (Default)	1	0	0	0	0	0	0	0
+ 0.5 clock period shift	0	0	0	0	0	0	0	1
+ 1.0 clock period shift	1	0	0	1	0	0	1	0
+ 1.5 clock period shift	0	0	0	1	0	0	1	1
+ 2.0 clock period shift	1	0	1	0	0	1	0	0
+ 2.5 clock period shift	0	0	1	0	0	1	0	1
+ 3.0 clock period shift	1	0	1	1	0	1	1	0
+ 3.5 clock period shift	0	0	1	1	0	1	1	1
+ 4.0 clock period shift	1	1	0	0	1	0	0	0
+ 4.5 clock period shift	0	1	0	0	1	0	0	1




Figure 5. Examples for Input Offset Delay Timing

TABLE 13 — CONNECTION MEMORY BITS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LPBK	V/C	PC	CCO	OE	SAB3	SAB2	SAB1	SAB0	CAB6	CAB5	CAB4	CAB3	CAB2	CAB1	CAB0

Bit	Name	Description
15	LPBK (Per Channel Loopback)	When 1, the RX n channel m data comes from the TX n channel m. For proper per channel loopback operations, set the delay offset register bits OFn[2:0] to zero for the streams which are in the loopback mode.
14	V/C (Variable/Constant Throughput Delay)	This bit is used to select between the variable (LOW) and constant delay (HIGH) mode on a per-channel basis.
13	PC (Processor Channel)	When 1, the contents of the connection memory are output on the corresponding output channel and stream. Only the lower byte (bit 7 – bit 0) will be output to the TX output pins. When 0, the contents of the connection memory are the data memory address of the switched input channel and stream.
12	CCO (Control Channel Output)	This bit is output on the CCO pin one channel early. The CCO bit for stream 0 is output first.
11	OE (Output Enable)	This bit enables the TX output drivers on a per-channel basis. When 1, the output driver functions normally. When 0, the output driver is in a high-impedance state.
10-8,7 ⁽¹⁾	SAB3-0 (Source Stream Address Bits)	The binary value is the number of the data stream for the source of the connection.
6-0 ⁽¹⁾	CAB6-0 (Source Channel Address Bits)	The binary value is the number of the channel for the source of the connection.

NOTE:

- If bit 13 (PC) of the corresponding connection memory location is 1 (device in processor mode), then these entire 8 bits (SAB0, CAB6 - CAB0) are output on the output channel and stream associated with this location.

TABLE 14 — CAB BIT PROGRAMMING FOR DIFFERENT DATA RATES

Data Rate	CAB Bits Used to Determine the Source Channel of the Connection
2.048 Mb/s	CAB4 to CAB0 (32 channel/input stream)
4.096 Mb/s	CAB5 to CAB0 (64 channel/input stream)
8.192 Mb/s	CAB6 to CAB0 (128 channel/input stream)

JTAG SUPPORT

The IDT72V90823 JTAG interface conforms to the Boundary-Scan standard IEEE-1149.1. This standard specifies a design-for-testability technique called Boundary-Scan Test (BST). The operation of the boundary-scan circuitry is controlled by an external test access port (TAP) Controller.

TEST ACCESS PORT (TAP)

The Test Access Port (TAP) provides access to the test functions of the IDT72V90823. It consists of three input pins and one output pin.

- Test Clock Input (TCK)

TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remain independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.

- Test Mode Select Input (TMS)

The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to Vcc when it is not driven from an external source.

- Test Data Input (TDI)

Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to Vcc when it is not driven from an external source.

- Test Data Output (TDO)

Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data out of the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDO driver is set to a high impedance state.

- Test Reset (TRST)

Reset the JTAG scan structure. This pin is internally pulled to VCC.

INSTRUCTION REGISTER

In accordance with the IEEE 1149.1 standard, the IDT72V90823 uses public instructions. The IDT72V90823 JTAG Interface contains a two-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning. See Table below for Instruction decoding.

Value	Instruction	Function
000	EXTEST	Select Boundary Scan Register
001	EXTEST	Select Boundary Scan Register
010	Sample/preload	Select Boundary Scan Register
011	Sample/preload	Select Boundary Scan Register
100	Sample/preload	Select Boundary Scan Register
101	Sample/preload	Select Boundary Scan Register
110	Bypass	Select Bypass Register
111	Bypass	Select Bypass Register

JTAG Instruction Register Decoding

TEST DATA REGISTER

As specified in IEEE 1149.1, the IDT72V90823 JTAG Interface contains two test data registers:

- The Boundary-Scan register

The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the IDT72V90823 core logic.

- The Bypass Register

The Bypass register is a single stage shift register that provides a one-bit path from TDI to its TDO. The IDT72V90823 boundary scan register contains 118 bits. Bit 0 in Table 15 Boundary Scan Register is the first bit clocked out. All three-state enable bits are active high.

TABLE 15 — BOUNDARY SCAN REGISTER BITS

Device Pin	Boundary Scan Bit 0 to bit 117			Device Pin	Boundary Scan Bit 0 to bit 117		
	Three-State Control	Output Scan Cell	Input Scan Cell		Three-State Control	Output Scan Cell	Input Scan Cell
TX7	0	1		A4			76
TX6	2	3		A3			77
TX5	4	5		A2			78
TX4	6	7		A1			79
TX3	8	9		A0			80
TX2	10	11		WFPS			81
TX1	12	13		RESET			82
TX0	14	15		CLK			83
ODE			16	FE/HCLK			84
CCO	17	18		F0i			85
DTA		19		RX15			86
D15	20	21	22	RX14			87
D14	23	24	25	RX13			88
D13	26	27	28	RX12			89
D12	29	30	31	RX11			90
D11	32	33	34	RX10			91
D10	35	36	37	RX9			92
D9	38	39	40	RX8			93
D8	41	42	43	RX7			94
AD7	44	45	46	RX6			95
AD6	47	48	49	RX5			96
AD5	50	51	52	RX4			97
AD4	53	54	55	RX3			98
AD3	56	57	58	RX2			99
AD2	59	60	61	RX1			100
AD1	62	63	64	RX0			101
AD0	65	66	67	TX15	102	103	
IM			68	TX14	104	105	
AD/ALE			69	TX13	106	107	
CS			70	TX12	108	109	
R/W / WR			71	TX11	110	111	
DS/RD			72	TX10	112	113	
A7			73	TX9	114	115	
A6			74	TX8	116	117	
A5			75				

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	-0.3	5.0	V
V _I	Voltage on Digital Inputs (3.3V)	GND -0.3	V _{CC} +0.3	V
V _I	Voltage on Digital Inputs (5.0V)	GND -0.3	5.5	V
I _O	Current at Digital Outputs		20	mA
T _S	Storage Temperature	-65	+125	°C
P _D	Package Power Dissipation	—	1	W

NOTE:

- Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Units
V _{CC}	Positive Supply	3.0	—	3.6	V
V _{IH}	Input HIGH Voltage (3.3V)	2.0	—	V _{CC}	V
V _{IH}	Input HIGH Voltage (5.0V)	2.0	—	5.5	V
V _{IL}	Input LOW Voltage	GND	—	0.8	V
T _{OP}	Operating Temperature Commercial	-40	—	+85	°C

NOTE:


- Voltages are with respect to ground unless other wise stated.

DC ELECTRICAL CHARACTERISTICS

Symbol	Characteristics	Min.	Typ.	Max.	Units
I _{CC} ⁽¹⁾	Supply Current @ 2.048 Mb/s @ 4.096 Mb/s @ 8.192 Mb/s	— — —	7 14 30	10 20 45	mA mA mA
I _{IL} ⁽²⁾	Input Leakage (input pins)	—	—	15	μA
I _{BL}	Input Leakage (I/O pins)	—	—	50	μA
C _I	Input Pin Capacitance	—	—	10	pF
I _{OZ}	High-impedance Leakage	—	—	5	μA
V _{OH}	Output HIGH Voltage	2.4	—	—	V
V _{OL}	Output LOW Voltage	—	—	0.4	V
C _O	Output Pin Capacitance	—	—	10	pF

NOTE:

- Outputs Unloaded.
- For TDI, TMS, and TRST pins, the maximum leakage current is 50μA.



S1 is open circuit except when testing output levels or high impedance states.
S2 is switched to VCC or GND when testing output levels or high impedance states.

Figure 6. Output Load

AC ELECTRICAL CHARACTERISTICS - FRAME PULSE AND CLK


Symbol	Characteristics	Min.	Typ.	Max.	Units
t _{FPW}	Frame Pulse Width (ST-BUS®, GCI) — Bit rate = 2.048 Mb/s Bit rate = 4.096 Mb/s Bit rate = 8.192 Mb/s	26 26 26	— — —	295 145 80	ns ns ns
t _{FPS}	Frame Pulse Setup time before CLK falling (ST-BUS® or GCI)	5	—	—	ns
t _{FPH}	Frame Pulse Hold Time from CLK falling (ST-BUS® or GCI)	10	—	—	ns
t _{CP}	CLK Period — Bit rate = 2.048 Mb/s Bit rate = 4.096 Mb/s Bit rate = 8.192 Mb/s	190 110 55	— — —	300 150 70	ns ns ns
t _{CH}	CLK Pulse Width HIGH — Bit rate = 2.048 Mb/s Bit rate = 4.096 Mb/s Bit rate = 8.192 Mb/s	85 50 20	— — —	150 75 40	ns ns ns
t _{CL}	CLK Pulse Width LOW — Bit rate = 2.048 Mb/s Bit rate = 4.096 Mb/s Bit rate = 8.192 Mb/s	85 50 20	— — —	150 75 40	ns ns ns
t _r , t _f	Clock Rise/Fall Time	—	—	10	ns
t _{HFPW}	Wide Frame Pulse Width — Bit rate = 8.192 Mb/s	195	—	295	ns
t _{HFPS}	Frame Pulse Setup Time before HCLK falling	5	—	150	ns
t _{HFPH}	Frame Pulse Hold Time from HCLK falling	10	—	150	ns
t _{HCP}	HCLK (4.096 MHz) Period — Bit rate = 8.192 Mb/s	190	—	300	ns
t _{HCH}	HCLK (4.096 MHz) Pulse Width HIGH — Bit rate = 8.192 Mb/s	85	—	150	ns
t _{HCL}	HCLK (4.096 MHz) Pulse Width LOW — Bit rate = 8.192 Mb/s	85	—	150	ns
t _{hr} , t _{hf}	HCLK Rise/Fall Time	—	—	10	ns
t _{DIF}	Delay between falling edge of HCLK and falling edge of CLK	-10	—	10	ns

AC ELECTRICAL CHARACTERISTICS - SERIAL STREAMS⁽¹⁾

Symbol	Characteristics	Min.	Typ.	Max.	Unit	Test Conditions
t _{SIS}	RX Setup Time	0	—	—	ns	
t _{SIH}	RX Hold Time	10	—	—	ns	
t _{SOD}	TX Delay – Active to Active	— —	— —	30 40	ns ns	C _L = 30pF C _L = 200pF
t _{DZ}	TX Delay – Active to High-Z	—	—	32	ns	R _L = 1KΩ, C _L = 200pF
t _{ZD}	TX Delay – High-Z to Active	—	—	32	ns	R _L = 1KΩ, C _L = 200pF
t _{ODE}	Output Driver Enable (ODE) Delay	—	—	32	ns	R _L = 1KΩ, C _L = 200pF
t _{XCD}	CCO Output Delay	— —	— —	30 40	ns ns	C _L = 30pF C _L = 200pF

NOTE:


- High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L.



NOTE:

1. 2.048 Mb/s mode, last channel = ch 31,
4.096 Mb/s mode, last channel = ch 63,
8.192 Mb/s mode, last channel = ch 127.


Figure 7. ST-BUS® Timing for 2.048 Mb/s and High Speed Serial Interface at 4.096 Mb/s or 8.192 Mb/s, when WFPS pin = 0.



NOTE:

1. 2.048 Mb/s mode, last channel = ch 31,
4.096 Mb/s mode, last channel = ch 63,
8.192 Mb/s mode, last channel = ch 127.

Figure 8. GCI Timing at 2.048 Mb/s and High Speed Serial Interface at 4.096 Mb/s or 8.192 Mb/s, when WFPS pin = 0



NOTE:

1. High Impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

Figure 9. WFP Bus Timing for High Speed Serial Interface (8.192 Mb/s), when WFPS pin = 1




Figure 10. Serial Output and External Control




Figure 11. Output Driver Enable (ODE)

AC ELECTRICAL CHARACTERISTICS - MULTIPLEXED BUS TIMING (INTEL)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
tALW	ALE Pulse Width	20			ns	
tADS	Address Setup from ALE falling	3			ns	
tADH	Address Hold from ALE falling	3			ns	
tALRD	$\overline{RD}$ Active after ALE falling	3			ns	
tDDR	Data Setup from $\overline{DTA}$ LOW on Read	5			ns	$C_L = 150\text{pF}$
tCSRW	$\overline{CS}$ Hold after $\overline{RD}/\overline{WR}$	5			ns	
trw	$\overline{RD}$ Pulse Width (Fast Read)	45			ns	
tCSR	$\overline{CS}$ Setup from $\overline{RD}$	0			ns	
tDHR ⁽¹⁾	Data Hold after $\overline{RD}$	10		20	ns	$C_L = 150\text{pF}, R_L = 1\text{K}$
tWW	WR Pulse Width (Fast Write)	45			ns	
tALWR	WR Delay after ALE falling	3			ns	
tCSW	$\overline{CS}$ Setup from $\overline{WR}$	0			ns	
tDSW	Data Setup from $\overline{WR}$ (Fast Write)	20			ns	
tSWD	Valid Data Delay on Write (Slow Write)			122	ns	
tDHW	Data Hold after $\overline{WR}$ Inactive	5			ns	
tAKD	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory— @ 2.048 Mb/s @ 4.096 Mb/s @ 8.192 Mb/s			43/43 760/750 400/390 220/210	ns ns ns ns	$C_L = 150\text{pF}$ $C_L = 150\text{pF}$ $C_L = 150\text{pF}$ $C_L = 150\text{pF}$
tAKH ⁽¹⁾	Acknowledgment Hold Time			22	ns	$C_L = 150\text{pF}, R_L = 1\text{K}$

NOTE:

1. High Impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .





Figure 12. Multiplexed Bus Timing (Intel Mode)

AC ELECTRICAL CHARACTERISTICS - MULTIPLEXED BUS TIMING (MOTOROLA)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
t _{ASW}	ALE Pulse Width	20			ns	
t _{ADS}	Address Setup from AS falling	3			ns	
t _{ADH}	Address Hold from AS falling	3			ns	
t _{DDR}	Data Setup from $\overline{DTA}$ LOW on Read	5			ns	C _L = 150pF
t _{CSH}	$\overline{CS}$ Hold after DS falling	0			ns	
t _{CSS}	$\overline{CS}$ Setup from DS rising	0			ns	
t _{DHW}	Data Hold after Write	5			ns	
t _{DWS}	Data Setup from DS – Write (Fast Write)	20			ns	
t _{SWD}	Valid Data Delay on Write (Slow Write)			122	ns	
t _{RWS}	R/ $\overline{W}$ Setup from DS Rising	60			ns	
t _{RWH}	R/ $\overline{W}$ Hold from DS Rising	5			ns	
t _{DHR} ⁽¹⁾	Data Hold after Read	10		20	ns	C _L = 150pF, R _L = 1K
t _{DSH}	DS Delay after AS falling	10			ns	
t _{AKD}	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory — @ 2.048 Mb/s @ 4.096 Mb/s @ 8.192 Mb/s			43/43 760/750 400/390 220/210	ns ns ns ns	C _L = 150pF C _L = 150pF C _L = 150pF C _L = 150pF
t _{AKH} ⁽¹⁾	Acknowledgment Hold Time			22	ns	C _L = 150pF, R _L = 1K

NOTE:

1. High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L.



5712 drw16


Figure 13. Multiplexed Bus Timing (Motorola Mode)

AC ELECTRICAL CHARACTERISTICS-MOTOROLA NON-MULTIPLEXED BUS MODE

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
t _{CSS}	CS Setup from DS falling	0			ns	
t _{RWS}	R/W Setup from DS falling	10			ns	
t _{ADS}	Address Setup from DS falling	2			ns	
t _{CSH}	CS Hold after DS rising	0			ns	
t _{RWH}	R/W Hold after DS Rising	2			ns	
t _{ADH}	Address Hold after DS Rising	2			ns	
t _{DDR}	Data Setup from DTA LOW on Read	2			ns	C _L = 150pF
t _{DHR}	Data Hold on Read	10		20	ns	C _L = 150pF, R _L = 1K
t _{DSW}	Data Setup on Write (Fast Write)	5	—		ns	
t _{SWD}	Valid Data Delay on Write (Slow Write)			122	ns	
t _{DHW}	Data Hold on Write	5			ns	
t _{AKD}	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory — @ 2.048 Mb/s @ 4.096 Mb/s @ 8.192 Mb/s			43/43 760/750 400/390 220/210	ns ns ns ns	C _L = 150pF C _L = 150pF C _L = 150pF C _L = 150pF
t _{AKH} ⁽¹⁾	Acknowledgment Hold Time			22	ns	C _L = 150pF, R _L = 1K


NOTE:

- High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L.



5712 drw17

Figure 14. Motorola Non-Multiplexed Asynchronous Bus Timing



5712 drw18

Figure 15. Motorola Non-Multiplexed Synchronous Bus Timing

ORDERING INFORMATION

IDT	XXXXX Device Type	XX Package	XX Process/ Temp. Range		
				Blank	Commercial (-40°C to +85°C)
				BCG	BGA – Green (BGA, BC100-1)
				PQFG	PQFP – Green (PQFP, PQ100-2)
				PFG	TQFP – Green (TQFP , PN100-1)
				72V90823	2048 x 2048 – 3.3V Time Slot Interchange Digital Switch

DATASHEET DOCUMENT HISTORY

5/19/2000	pgs. 1,3,18 and 25.
7/27/2000	pgs. 1, 2, 4, 5, 6, 7, 16 and 25.
8/14/2000	pg. 6.
9/14/2000	pgs. 2, 3, 12, 13 and 18.
1/02/2001	pgs. 7, 18, 21, 22, 23, and 24
1/25/2001	pgs. 1, 16, 18 and 24.
5/16/2001	pg. 16
08/06/2001	pgs. 4, 5, 12 and 25.
12/18/2002	pg. 3
12/17/2012	pg. 27
9/29/2014	pg 27 Removed J and JG packages PDN CQ-13-01

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.