


## 2.7-V TO 5.5-V, 12-BIT QUAD DAC IN WAFER CHIP SCALE PACKAGE

### FEATURES

- Four 12-Bit D/A Converters
- Programmable Settling Time of Either 3  $\mu$ s or 9  $\mu$ s Typ
- TMS320™ DSP Family, (Q)SPI™, and Microwire™ Compatible Serial Interface
- Internal Power-On Reset
- Low Power Consumption:
  - 8 mW, Slow Mode – 5-V Supply
  - 3.6 mW, Slow Mode – 3-V Supply
- Reference Input Buffer
- Voltage Output Range . . . 2 $\times$  the Reference Input Voltage
- Monotonic Over Temperature
- Dual 2.7-V to 5.5-V Supply (Separate Digital and Analog Supplies)
- Hardware Power Down (10 nA)
- Software Power Down (10 nA)
- Simultaneous Update

### APPLICATIONS

- Battery Powered Test Instruments
- Digital Offset and Gain Adjustment
- Industrial Process Controls
- Machine and Motion Control Devices
- Communications
- Arbitrary Waveform Generation



### DESCRIPTION

The TLV5614IYE is a quadruple 12-bit voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5614IYE is programmed with a 16-bit serial word comprised of a DAC address, individual DAC control bits, and a 12-bit DAC value. The device has provision for two supplies: one digital supply for the serial interface (via pins DV<sub>DD</sub> and DGND), and one for the DACs, reference buffers, and output buffers (via pins AV<sub>DD</sub> and AGND). Each supply is independent of the other, and can be any value between 2.7 V and 5.5 V. The dual supplies allow a typical application where the DAC is controlled via a microprocessor operating on a 3 V supply (also used on pins DV<sub>DD</sub> and DGND), with the DACs operating on a 5 V supply. Of course, the digital and analog supplies can be tied together.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. A rail-to-rail output stage and a power-down mode makes it ideal for single voltage, battery based applications. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFINAB and REFINCD terminals to reduce the need for a low source impedance drive to the terminal. REFINAB and REFINCD allow DACs A and B to have a different reference voltage then DACs C and D.

The TLV5614IYE is implemented with a CMOS process and is available in a 16-terminal WCS package. The TLV5614IYE is characterized for operation from –40°C to 85°C in a wire-bonded small outline (SOIC) package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320 DSP is a trademark of Texas Instruments.

SPI and QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor Corporation.

# TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003




These devices have limited built-in ESD protection. The device should be placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## AVAILABLE OPTIONS

| T <sub>A</sub> | PACKAGE        |
|----------------|----------------|
|                | WCS(1)<br>(YE) |
| –40°C to 85°C  | TLV5614IYE     |

(1) Wafer chip scale package. See Figure 17.

## FUNCTIONAL BLOCK DIAGRAM



## Terminal Functions

| TERMINAL<br>NAME         | NO. | I/O | DESCRIPTION                                                                                                                                                                                                                   |
|--------------------------|-----|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AGND                     | 9   |     | Analog ground                                                                                                                                                                                                                 |
| AV <sub>DD</sub>         | 16  |     | Analog supply                                                                                                                                                                                                                 |
| $\overline{\text{CS}}$   | 6   | I   | Chip select. This terminal is active low.                                                                                                                                                                                     |
| DGND                     | 8   |     | Digital ground                                                                                                                                                                                                                |
| DIN                      | 4   | I   | Serial data input                                                                                                                                                                                                             |
| DV <sub>DD</sub>         | 1   |     | Digital supply                                                                                                                                                                                                                |
| FS                       | 7   | I   | Frame sync input. The falling edge of the frame sync pulse indicates the start of a serial data frame shifted out to the TLV5614IYE.                                                                                          |
| $\overline{\text{PD}}$   | 2   | I   | Power down pin. Powers down all DACs (overriding their individual power down settings), and all output stages. This terminal is active low.                                                                                   |
| $\overline{\text{LDAC}}$ | 3   | I   | Load DAC. When the $\overline{\text{LDAC}}$ signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when $\overline{\text{LDAC}}$ is low. |
| REFINAB                  | 15  | I   | Voltage reference input for DACs A and B.                                                                                                                                                                                     |
| REFINCD                  | 10  | I   | Voltage reference input for DACs C and D.                                                                                                                                                                                     |
| SCLK                     | 5   | I   | Serial clock input                                                                                                                                                                                                            |
| OUTA                     | 14  | O   | DACA output                                                                                                                                                                                                                   |
| OUTB                     | 13  | O   | DACB output                                                                                                                                                                                                                   |
| OUTC                     | 12  | O   | DACC output                                                                                                                                                                                                                   |
| OUTD                     | 11  | O   | DACD output                                                                                                                                                                                                                   |

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

|                                                                    | UNIT                               |
|--------------------------------------------------------------------|------------------------------------|
| Supply voltage, (DV <sub>DD</sub> , AV <sub>DD</sub> to GND)       | 7 V                                |
| Supply voltage difference, (AV <sub>DD</sub> to DV <sub>DD</sub> ) | –2.8 V to 2.8 V                    |
| Digital input voltage range                                        | –0.3 V to DV <sub>DD</sub> + 0.3 V |
| Reference input voltage range                                      | –0.3 V to AV <sub>DD</sub> + 0.3 V |
| Operating free-air temperature range, T <sub>A</sub>               | –40°C to 85°C                      |

<sup>(1)</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

|                                                                  |                           | MIN | NOM   | MAX                  | UNIT |
|------------------------------------------------------------------|---------------------------|-----|-------|----------------------|------|
| Supply voltage, AV <sub>DD</sub> , DV <sub>DD</sub>              | 5-V supply                | 4.5 | 5     | 5.5                  | V    |
|                                                                  | 3-V supply                | 2.7 | 3     | 3.3                  |      |
| High-level digital input voltage, V <sub>IH</sub>                | DV <sub>DD</sub> = 2.7 V  | 2   |       |                      | V    |
|                                                                  | DV <sub>DD</sub> = 5.5 V  | 2.4 |       |                      |      |
| Low-level digital input voltage, V <sub>IL</sub>                 | DV <sub>DD</sub> = 2.7 V  |     |       | 0.6                  | V    |
|                                                                  | DV <sub>DD</sub> = 5.5 V  |     |       | 1                    |      |
| Reference voltage, V <sub>ref</sub> to REFINAB, REFINCD terminal | 5-V supply <sup>(1)</sup> | 0   | 2.048 | V <sub>DD</sub> –1.5 | V    |
|                                                                  | 3-V supply <sup>(1)</sup> | 0   | 1.024 | V <sub>DD</sub> –1.5 |      |
| Load resistance, R <sub>L</sub>                                  |                           | 2   | 10    |                      | kΩ   |
| Load capacitance, C <sub>L</sub>                                 |                           |     |       | 100                  | pF   |
| Serial clock rate, SCLK                                          |                           |     |       | 20                   | MHz  |
| Operating free-air temperature                                   | TLV5614IYE                | –40 |       | 85                   | °C   |

<sup>(1)</sup> Voltages greater than AV<sub>DD</sub>/2 cause output saturation for large DAC codes.

# TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

| STATIC DAC SPECIFICATIONS                                                                         |                                               |            |                                                                        |  |      |                       |      |                 |
|---------------------------------------------------------------------------------------------------|-----------------------------------------------|------------|------------------------------------------------------------------------|--|------|-----------------------|------|-----------------|
| PARAMETER                                                                                         |                                               |            | TEST CONDITIONS                                                        |  | MIN  | TYP                   | MAX  | UNIT            |
| Resolution                                                                                        |                                               |            |                                                                        |  | 12   |                       |      | bits            |
| Integral nonlinearity (INL), end point adjusted                                                   |                                               |            | See Note 1                                                             |  |      | ±1.5                  | ±4   | LSB             |
| Differential nonlinearity (DNL)                                                                   |                                               |            | See Note 2                                                             |  |      | ±0.5                  | ±1   | LSB             |
| E <sub>ZS</sub>                                                                                   | Zero scale error (offset error at zero scale) |            | See Note 3                                                             |  |      |                       | ±12  | mV              |
| Zero scale error temperature coefficient                                                          |                                               |            | See Note 4                                                             |  |      | 10                    |      | ppm/°C          |
| E <sub>G</sub>                                                                                    | Gain error                                    |            | See Note 5                                                             |  |      |                       | ±0.6 | % of FS voltage |
| Gain error temperature coefficient                                                                |                                               |            | See Note 6                                                             |  |      | 10                    |      | ppm/°C          |
| PSRR                                                                                              | Power supply rejection ratio                  | Zero scale | See Notes 7 and 8                                                      |  |      | –80                   |      | dB              |
|                                                                                                   |                                               | Full scale |                                                                        |  |      | –80                   |      | dB              |
| INDIVIDUAL DAC OUTPUT SPECIFICATIONS                                                              |                                               |            |                                                                        |  |      |                       |      |                 |
| V <sub>O</sub>                                                                                    | Voltage output range                          |            | R <sub>L</sub> = 10 kΩ                                                 |  | 0    | AV <sub>DD</sub> –0.4 |      | V               |
| Output load regulation accuracy                                                                   |                                               |            | R <sub>L</sub> = 2 kΩ vs 10 kΩ                                         |  |      | 0.1                   | 0.25 | % of FS voltage |
| REFERENCE INPUTS (REFINAB, REFINCD)                                                               |                                               |            |                                                                        |  |      |                       |      |                 |
| V <sub>I</sub>                                                                                    | Input voltage range                           |            | See Note 9                                                             |  | 0    | AV <sub>DD</sub> –1.5 |      | V               |
| R <sub>I</sub>                                                                                    | Input resistance                              |            |                                                                        |  |      | 10                    |      | MΩ              |
| C <sub>I</sub>                                                                                    | Input capacitance                             |            |                                                                        |  |      | 5                     |      | pF              |
| Reference feed through                                                                            |                                               |            | REFIN = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc (see Note 10)          |  |      | –75                   |      | dB              |
| Reference input bandwidth                                                                         |                                               |            | REFIN = 0.2 V <sub>pp</sub> + 1.024 V dc large signal                  |  | Slow | 0.5                   |      | MHz             |
|                                                                                                   |                                               |            |                                                                        |  | Fast | 1                     |      |                 |
| DIGITAL INPUTS (DIN, $\overline{\text{CS}}$ , $\overline{\text{LDAC}}$ , $\overline{\text{PD}}$ ) |                                               |            |                                                                        |  |      |                       |      |                 |
| I <sub>IH</sub>                                                                                   | High-level digital input current              |            | V <sub>I</sub> = V <sub>DD</sub>                                       |  |      |                       | ±1   | μA              |
| I <sub>IL</sub>                                                                                   | Low-level digital input current               |            | V <sub>I</sub> = 0 V                                                   |  |      |                       | ±1   | μA              |
| C <sub>I</sub>                                                                                    | Input capacitance                             |            |                                                                        |  |      | 3                     |      | pF              |
| POWER SUPPLY                                                                                      |                                               |            |                                                                        |  |      |                       |      |                 |
| I <sub>DD</sub>                                                                                   | Power supply current                          |            | 5-V supply, No load, Clock running, All inputs 0 V or V <sub>DD</sub>  |  | Slow | 1.6                   | 2.4  | mA              |
|                                                                                                   |                                               |            |                                                                        |  | Fast | 3.8                   | 5.6  |                 |
|                                                                                                   |                                               |            | 3-V supply, No load, Clock running, All inputs 0 V or DV <sub>DD</sub> |  | Slow | 1.2                   | 1.8  | mA              |
|                                                                                                   |                                               |            |                                                                        |  | Fast | 3.2                   | 4.8  |                 |
| Power down supply current (see Figure 12)                                                         |                                               |            |                                                                        |  |      | 10                    |      | nA              |

- (1) The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.
- (2) The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- (3) Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
- (4) Zero-scale-error temperature coefficient is given by:  $E_{ZS} TC = [E_{ZS}(T_{max}) - E_{ZS}(T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ .
- (5) Gain error is the deviation from the ideal output (2 V<sub>ref</sub> – 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error.
- (6) Gain temperature coefficient is given by:  $E_G TC = [E_G(T_{max}) - E_G(T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ .
- (7) Zero-scale-error rejection ratio (E<sub>ZS</sub>–RR) is measured by varying the AV<sub>DD</sub> from 5 ± 0.5 V and 3 ± 0.3 V dc, and measuring the proportion of this signal imposed on the zero-code output voltage.
- (8) Full-scale rejection ratio (E<sub>G</sub>–RR) is measured by varying the AV<sub>DD</sub> from 5 ± 0.5 V and 3 ± 0.3 V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.
- (9) Reference input voltages greater than V<sub>DD</sub>/2 cause output saturation for large DAC codes
- (10) Reference feedthrough is measured at the DAC output with an input code = 000 hex and a V<sub>ref</sub> (REFINAB or REFINCD) input = 1.024 Vdc + 1 V<sub>pp</sub> at 1 kHz.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

| ANALOG OUTPUT DYNAMIC PERFORMANCE |                                                                                                                                                                                                                              |                                                                                                                                                                                                                     |      |     |     |        |      |
|-----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----|-----|--------|------|
| PARAMETER                         |                                                                                                                                                                                                                              | TEST CONDITIONS                                                                                                                                                                                                     |      | MIN | TYP | MAX    | UNIT |
| SR                                | Output slew rate                                                                                                                                                                                                             | C <sub>L</sub> = 100 pF, R <sub>L</sub> = 10 kΩ,<br>V <sub>O</sub> = 10% to 90%, V <sub>ref</sub> = 2.048 V, 1024 V                                                                                                 | Fast | 5   |     | V/μs   |      |
|                                   |                                                                                                                                                                                                                              |                                                                                                                                                                                                                     | Slow | 1   |     | V/μs   |      |
| t <sub>s</sub>                    | Output settling time                                                                                                                                                                                                         | To ± 0.5 LSB, C <sub>L</sub> = 100 pF,<br>R <sub>L</sub> = 10 kΩ, See Notes 1 and 3                                                                                                                                 | Fast | 3   | 5.5 | μs     |      |
|                                   |                                                                                                                                                                                                                              |                                                                                                                                                                                                                     | Slow | 9   | 20  |        |      |
| t <sub>s(c)</sub>                 | Output settling time, code to code                                                                                                                                                                                           | To ± 0.5 LSB, C <sub>L</sub> = 100 pF, R <sub>L</sub> = 10 kΩ,<br>See Note 2                                                                                                                                        | Fast | 1   |     | μs     |      |
|                                   |                                                                                                                                                                                                                              |                                                                                                                                                                                                                     | Slow | 2   |     |        |      |
| Glitch energy                     |                                                                                                                                                                                                                              | Code transition from 7FF to 800                                                                                                                                                                                     |      | 10  |     | nV-sec |      |
| SNR                               | Signal-to-noise ratio                                                                                                                                                                                                        | Sinewave generated by DAC,<br>Reference voltage = 1.024 at 3 V and 2.048 at 5 V,<br>f <sub>s</sub> = 400 KSPS, f <sub>OUT</sub> = 1.1 kHz sinewave, C <sub>L</sub> = 100 pF,<br>R <sub>L</sub> = 10 kΩ, BW = 20 kHz |      | 74  |     | dB     |      |
| S/(N+D)                           | Signal to noise + distortion                                                                                                                                                                                                 |                                                                                                                                                                                                                     |      | 66  |     |        |      |
| THD                               | Total harmonic distortion                                                                                                                                                                                                    |                                                                                                                                                                                                                     |      | -68 |     |        |      |
| SFDR                              | Spurious free dynamic range                                                                                                                                                                                                  |                                                                                                                                                                                                                     |      | 70  |     |        |      |
| DIGITAL INPUT TIMING REQUIREMENTS |                                                                                                                                                                                                                              |                                                                                                                                                                                                                     |      |     |     |        |      |
| t <sub>su</sub> (CS–FS)           | Setup time, CS low before FS↓                                                                                                                                                                                                |                                                                                                                                                                                                                     |      | 10  |     | ns     |      |
| t <sub>su</sub> (FS–CK)           | Setup time, FS low before first negative SCLK edge                                                                                                                                                                           |                                                                                                                                                                                                                     |      | 8   |     | ns     |      |
| t <sub>su</sub> (C16–FS)          | Setup time, sixteenth negative SCLK edge after FS low on which bit D0 is sampled before rising edge of FS                                                                                                                    |                                                                                                                                                                                                                     |      | 10  |     | ns     |      |
| t <sub>su</sub> (C16–CS)          | Setup time. The first positive SCLK edge after D0 is sampled before CS rising edge. If FS is used instead of the SCLK positive edge to update the DAC, then the setup time is between the FS rising edge and CS rising edge. |                                                                                                                                                                                                                     |      | 10  |     | ns     |      |
| t <sub>WH</sub>                   | Pulse duration, SCLK high                                                                                                                                                                                                    |                                                                                                                                                                                                                     |      | 25  |     | ns     |      |
| t <sub>WL</sub>                   | Pulse duration, SCLK low                                                                                                                                                                                                     |                                                                                                                                                                                                                     |      | 25  |     | ns     |      |
| t <sub>su</sub> (D)               | Setup time, data ready before SCLK falling edge                                                                                                                                                                              |                                                                                                                                                                                                                     |      | 8   |     | ns     |      |
| t <sub>h</sub> (D)                | Hold time, data held valid after SCLK falling edge                                                                                                                                                                           |                                                                                                                                                                                                                     |      | 5   |     | ns     |      |
| t <sub>WH</sub> (FS)              | Pulse duration, FS high                                                                                                                                                                                                      |                                                                                                                                                                                                                     |      | 20  |     | ns     |      |

- (1) Settling time is the time for the output signal to remain within  $\pm 0.5\text{ LSB}$  of the final measured value for a digital input code change of FFF hex to 080 hex for 080 hex to FFF hex.
- (2) Settling time is the time for the output signal to remain within  $\pm 0.5\text{ LSB}$  of the final measured value for a digital input code change of one count.
- (3) Limits are ensured by design and characterization, but are not production tested.

## PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram

## TYPICAL CHARACTERISTICS




Figure 2




Figure 3




Figure 4




Figure 5

# TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003

SUPPLY CURRENT  
VS  
TEMPERATURE




Figure 6

SUPPLY CURRENT  
VS  
TEMPERATURE




Figure 7

TOTAL HARMONIC DISTORTION  
VS  
FREQUENCY




Figure 8

TOTAL HARMONIC DISTORTION  
VS  
FREQUENCY







Figure 9



**Figure 10**



**Figure 11**



**Figure 12**




Figure 13




Figure 14

## APPLICATION INFORMATION

### GENERAL FUNCTION

The TLV5614IYE is a 12-bit single supply DAC based on a resistor string architecture. The device consists of a serial interface, speed and power down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) is given by:

$$2 \text{ REF } \frac{\text{CODE}}{2^n} \text{ [V]}$$

where REF is the reference voltage and CODE is the digital input value within the range of  $0_{10}$  to  $2^n-1$ , where  $n=12$  (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data format* section. A power-on reset initially resets the internal latches to a defined state (all bits zero).


### SERIAL INTERFACE

Explanation of data transfer: First, the device has to be enabled with  $\overline{\text{CS}}$  set to low. Then, a falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch, which updates the voltage output to the new level.

The serial interface of the TLV5614IYE can be used in two basic modes:

- Four wire (with chip select)
- Three wire (without chip select)

Using chip select (four wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). The interface is compatible with the TMS320™ DSP family. Figure 15 shows an example with two TLV5614IYEs connected directly to a TMS320 DSP.




**Figure 15. TMS320 Interface**

## TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003

If there is no need to have more than one device on the serial bus, then  $\overline{\text{CS}}$  can be tied low. Figure 16 shows an example of how to connect the TLV5614IYE to a TMS320, SPI, or Microwire port using only three pins.



**Figure 16. Three-Wire Interface**

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must be performed to program the TLV5614IYE. After the write operation(s), the DAC output is updated automatically on the next positive clock edge following the sixteenth falling clock edge.

## SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{\text{SCLKmax}} = \frac{1}{t_{\text{WH(min)}} + t_{\text{WL(min)}}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{\text{UPDATEmax}} = \frac{1}{16 (t_{\text{WH(min)}} + t_{\text{WL(min)}})} = 1.25 \text{ MHz}$$

Note that the maximum update rate is a theoretical value for the serial interface since the settling time of the TLV5614IYE has to be considered also.

## DATA FORMAT

The 16-bit data word for the TLV5614IYE consists of two parts:

- Control bits (D15 . . . D12)
- New DAC value (D11 . . . D0)

| D15 | D14 | D13 | D12 | D11                     | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-------------------------|-----|----|----|----|----|----|----|----|----|----|----|
| A1  | A0  | PWR | SPD | New DAC value (12 bits) |     |    |    |    |    |    |    |    |    |    |    |

X: don't care

SPD: Speed control bit. 1 → fast mode 0 → slow mode

PWR: Power control bit. 1 → power down 0 → normal operation

In power-down mode, all amplifiers within the TLV5614IYE are disabled. A particular DAC (A, B, C, D) of the TLV5614IYE is selected by A1 and A0 within the input word.

| A1 | A0 | DAC |
|----|----|-----|
| 0  | 0  | A   |
| 0  | 1  | B   |
| 1  | 0  | C   |
| 1  | 1  | D   |

## USING TLV5614IYE, WAFER CHIP SCALE PACKAGE (WCSP)


- TLV5614 DIE qualification was done using a wire-bonded small outline (SOIC) package and includes: steady state life, thermal shock, ESD, latch-up, and characterization. This qualified device is orderable as TLV5614ID.
- The wafer chip-scale package (WCS), TLV5614IYE, uses the same DIE as TLV5614ID, but is not qualified. WCS qualification, including board level reliability (BLR), is the responsibility of the customer.
- It is recommended that underfill be used for increased reliability. BLR is application dependent, but may include test such as: temperature cycling, drop test, key push, bend, vibration, and package shear.

The following WCSP information provides the user of the TLV5614IYE with some general guidelines for board assembly.

- Melting point of eutectic solder is 183°C.
- Recommended peak reflow temperatures are in the 220°C to 230°C range.
- The use of underfill is required. The use of underfill greatly reduces the risk of thermal mismatch fails.

*Underfill* is an epoxy/adhesive that may be added during the board assembly process to improve board level/system level reliability. The process is to dispense the epoxy under the dice after die attach reflow. The epoxy adheres to the body of the device and to the printed-circuit board. It reduces stress placed upon the solder joints due to the thermal coefficient of expansion (TCE) mismatch between the board and the component. Underfill material is highly filled with silica or other fillers to increase an epoxy's modulus, reduce creep sensitivity, and decrease the material's TCE.

The recommendation for peak flow temperatures of 220°C to 230°C is based on general empirical results that indicate that this temperature range is needed to facilitate good wetting of the solder bump to the substrate or circuit board pad. Lower peak temperatures may cause nonwets (cold solder joints).



NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.

**Figure 17. TLV5614IYE Wafer Chip Scale Package**

## TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003

### TLV5614IYE INTERFACED TO TMS320C203 DSP

#### Hardware Interfacing

Figure 18 shows an example of how to connect the TLV5614IYE to a TMS320C203 DSP. The serial port is configured in burst mode, with FSX generated by the TMS320C203 to provide the frame sync (FS) input to the TLV5614IYE. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The general-purpose input/output port bits IO0 and IO1 are used to generate the chip select ( $\overline{CS}$ ) and DAC latch update ( $\overline{LDAC}$ ) inputs to the TLV5614IYE. The active low power down ( $\overline{PD}$ ) is pulled high all the time to ensure the DACs are enabled.




Figure 18. TLV5614IYE Interfaced With TMS320C203

#### Software

The application example outputs a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and its quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses  $\overline{LDAC}$  low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The samples are stored in a look-up table, which describes two full periods of a sine wave.

The synchronous serial port of the DSP is used in burst mode. In this mode, the processor generates an FS pulse preceding the MSB of every data word. If multiple, contiguous words are transmitted, a violation of the  $tsu(C16-FS)$  timing requirement occurs. To avoid this, the program waits until the transmission of the previous word has been completed.

```

;-----
; Processor:  TMS320C203 running at 40 MHz
;
; Description:
;
; This program generates a differential in-phase (sine) on (OUTA-OUTB) and it's quadrature
; (cosine) as a differential signal on (OUTC-OUTD).
;
; The DAC codes for the signal samples are stored as a table of 64 12-bit values, describing
; 2 periods of a sine function. A rolling pointer is used to address the table location in
; the first period of this waveform, from which the DAC A samples are read. The samples for
; the other 3 DACs are read at an offset to this rolling pointer
;
; DAC   Function      Offset from rolling pointer
; A     sine          0
; B     inverse sine  16
; C     cosine        8
; D     inverse cosine24
;
; The on-chip timer is used to generate interrupts at a fixed rate. The interrupt service
; routine first pulses  $\overline{LDAC}$  low to update all DACs simultaneously with the values which
; were written to them in the previous interrupt. Then all 4 DAC values are fetched and
; written out through the synchronous serial interface. Finally, the rolling pointer is
; incremented to address the next sample, ready for the next interrupt.
;
; © 1998, Texas Instruments Inc.
;-----

```

```

;----- I/O and memory mapped regs -----
        .include "regs.asm"
;----- jump vectors -----
        .ps      0h
        b        start
        b        int1
        b        int23
        b        timer_isr;
----- variables -----
temp      .equ    0060h
r_ptr     .equ    0061h
iosr_stat .equ    0062h
DACa_ptr  .equ    0063h
DACb_ptr  .equ    0064h
DACc_ptr  .equ    0065h
DACd_ptr  .equ    0066h
;----- constants -----
; DAC control bits to be OR'ed onto data
; all fast mode
DACa_control .equ  01000h
DACb_control .equ  05000h
DACc_control .equ  09000h
DACd_control .equ  0d000h
;----- tables -----
        .ds      02000h
sinevals
        .word    00800h
        .word    0097Ch
        .word    00AE9h
        .word    00C3Ah
        .word    00D61h
        .word    00E53h
        .word    00F07h
        .word    00F76h
        .word    00F9Ch
        .word    00F76h
        .word    00F07h
        .word    00E53h
        .word    00D61h
        .word    00C3Ah
        .word    00AE9h
        .word    0097Ch
        .word    00800h
        .word    00684h
        .word    00517h
        .word    003C6h
        .word    0029Fh
        .word    001ADh
        .word    000F9h
        .word    0008Ah
        .word    00064h
        .word    0008Ah
        .word    000F9h
        .word    001ADh
        .word    0029Fh
        .word    003C6h
        .word    00517h
        .word    00684h
        .word    00800h
        .word    0097Ch
        .word    00AE9h
        .word    00C3Ah
        .word    00D61h
        .word    00E53h
        .word    00F07h
        .word    00F76h
        .word    00F9Ch
        .word    00F76h
        .word    00F07h
        .word    00E53h
        .word    00D61h
        .word    00C3Ah
        .word    00AE9h

```

# TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003

```

.word 0097Ch
.word 00800h
.word 00684h
.word 00517h
.word 003C6h
.word 0029Fh
.word 001ADh
.word 000F9h
.word 0008Ah
.word 00064h
.word 0008Ah
.word 000F9h
.word 001ADh
.word 0029Fh
.word 003C6h
.word 00517h
.word 00684h

;-----
; Main Program
;-----
        .ps      1000h
        .entry

start
;-----
; disable interrupts
;-----
        setc     INTM      ; disable maskable interrupts
        splk     #0ffffh, IFR; clear all interrupts
        splk     #0004h, IMR; timer interrupts unmasked
;-----
; set up the timer
; timer period set by values in PRD and TDDR
; period = (CLKOUT1 period) x (1+PRD) x (1+TDDR)
; examples for TMS320C203 with 40MHz main clock
; Timer rate      TDDR      PRD
; 80 kHz          9         24 (18h)
; 50 kHz          9         39 (27h)
;-----
prd_val.equ      0018h
tcr_val.equ      0029h
        splk     #0000h, temp; clear timer
        out      temp, TIM
        splk     #prd_val, temp; set PRD
        out      temp, PRD
        splk     #tcr_val, temp; set TDDR, and TRB=1 for auto-reload
        out      temp, TCR
;-----
; Configure IO0/1 as outputs to be :
; IO0 CS - and set high
; IO1 LDAC - and set high
;-----
        in       temp, ASPCR; configure as output
        lacl     temp
        or       #0003h
        sac1     temp
        out      temp, ASPCR
        in       temp, IOSR; set them high
        lacl     temp
        or       #0003h
        sac1     temp
        out      temp, IOSR
;-----
; set up serial port for
; SSPCR.TXM=1      Transmit mode - generate FSX
; SSPCR.MCM=1      Clock mode - internal clock source
; SSPCR.FSM=1      Burst mode
;-----
        splk     #0000Eh, temp
        out      temp, SSPCR; reset transmitter
        splk     #0002Eh, temp
        out      temp, SSPCR
;-----

```

```

; reset the rolling pointer
;-----
    lacl    #000h
    sac1    r_ptr
;-----
; enable interrupts
;-----
    clrc    INTM        ; enable maskable interrupts
;-----
; loop forever!
;-----

    next    idle        ;wait for interrupt
           b        next
;-----
;all else fails stop here
;-----

done    b        done        ;hang there
;-----
; Interrupt Service Routines
;-----
int1    ret        ; do nothing and return
int23   ret        ; do nothing and return
timer_isr:
    in      iosr_stat, IOSR; store IOSR value into variable space
    lacl    iosr_stat    ; load acc with iosr status
    and     #0FFFDh      ; reset IO1 - LDAC low
    sac1    temp         ;
    out     temp, IOSR;
    or      #0002h       ; set IO1 - LDAC high
    sac1    temp         ;
    out     temp, IOSR;
    and     #0FFFEh      ; reset IO0 - CS low
    sac1    temp         ;
    out     temp, IOSR;
    lacl    r_ptr        ; load rolling pointer to accumulator
    add     #sinevals     ; add pointer to table start
    sac1    DACa_ptr      ; to get a pointer for next DAC a sample
    add     #08h          ; add 8 to get to DAC C pointer
    sac1    DACc_ptr      ;
    add     #08h          ; add 8 to get to DAC B pointer
    sac1    DACb_ptr      ;
    add     #08h          ; add 8 to get to DAC D pointer
    sac1    DACd_ptr      ;
    mar     *,ar0         ; set ar0 as current AR

    ; DAC A
    lar     ar0, DACa_ptr ; ar0 points to DAC a sample
    lacl    *             ; get DAC a sample into accumulator
    or      #DACa_control ; OR in DAC A control bits
    sac1    temp         ;
    out     temp, SDTR; send data
;-----
We must wait for transmission to complete before writing next word to the SDTR.;
TLV5614/04 interface does not allow the use of burst mode with the full packet; rate, as
we need a CLKX -ve edge to clock in last bit before FS goes high again;; to allow SPI
compatibility.
;-----

```

# TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003

```

rpt    #016h          ; wait long enough for this configuration
nop                                ; of MCLK/CLKOUT1 rate

; DAC B
lar    ar0, dacb_ptr ; ar0 points to DAC a sample
lacr   *              ; get DAC a sample into accumulator
or     #DACb_control ; OR in DAC B control bits
sacr   temp          ;
out     temp, SDTR; send data
rpt    #016h          ; wait long enough for this configuration
nop                                ; of MCLK/CLKOUT1 rate

; DAC C
lar    ar0, dacc_ptr ; ar0 points to dac a sample
lacr   *              ; get DAC a sample into accumulator
or     #DACc_control ; OR in DAC C control bits
sacr   temp          ;
out     temp, SDTR; send data
rpt    #016h          ; wait long enough for this configuration
nop                                ; of MCLK/CLKOUT1 rate

; DAC D
lar    ar0, dacd_ptr; ar0 points to DAC a sample
lacr   *              ; get DAC a sample into accumulator
or     #dacd_control ; OR in DAC D control bits
sacr   temp          ;
out     temp, SDTR; send data

lacr   r_ptr          ; load rolling pointer to accumulator
add    #1h            ; increment rolling pointer
and    #001Fh         ; count 0-31 then wrap back round
sacr   r_ptr          ; store rolling pointer
rpt    #016h          ; wait long enough for this configuration
nop                                ; of MCLK/CLKOUT1 rate

; now take CS high again
lacr   iosr_stat      ; load acc with iosr status
or     #0001h         ; set IO0 - CS high
sacr   temp          ;
out     temp, IOSR;
clr    intm           ; re-enable interrupts
ret                                ; return from interrupt
.end

```

## TLV5614IYE INTERFACED TO MCS<sup>®</sup>51 MICROCONTROLLER

### Hardware Interfacing

Figure 19 shows an example of how to connect the TLV5614IYE to an MCS<sup>®</sup>51 Microcontroller. The serial DAC input data and external control signals are sent via I/O Port 3 of the controller. The serial data is sent on the RxD line, with the serial clock output on the TxD line. Port 3 bits 3, 4, and 5 are configured as outputs to provide the DAC latch update ( $\overline{\text{LDAC}}$ ), chip select ( $\overline{\text{CS}}$ ) and frame sync (FS) signals for the TLV5614IYE. The active low power down pin ( $\overline{\text{PD}}$ ) of the TLV5614IYE is pulled high to ensure that the DACs are enabled.




Figure 19. TLV5614IYE Interfaced With MCS<sup>®</sup>51

### Software

The example is the same as for the TMS320C203 in this data sheet, but adapted for a MCS<sup>®</sup>51 controller. It generates a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and its quadrature (cosine) signal is the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses  $\overline{\text{LDAC}}$  low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The samples are stored as a look-up table, which describes one full period of a sine wave.

The serial port of the controller is used in Mode 0, which transmits 8 bits of data on RxD, accompanied by a synchronous clock on TxD. Two writes concatenated together are required to write a complete word to the TLV5614IYE. The  $\overline{\text{CS}}$  and FS signals are provided in the required fashion through control of IO port 3, which has bit addressable outputs.

```

;-----
; Processor: 80C51
;
; Description:
;
; This program generates a differential in-phase
(sine) on (OUTA-OUTB) ; and it's quadrature (cosine)
as a differential signal on (OUTC-OUTD).
;
; © 1998, Texas Instruments Inc.
;-----
NAME      GENIQ
MAIN      SEGMENT          CODE
ISR       SEGMENT          CODE
SINTBL    SEGMENT          CODE
VAR1      SEGMENT          DATA
STACK     SEGMENT          IDATA
;-----
; Code start at address 0, jump to start
;-----
      CSEG  AT  0
      LJMP  start          ; Execution starts at address 0 on power-up.
;-----

```

# TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003

```

; Code in the timer0 interrupt vector
;-----
CSEG AT 0BH
LJMP timer0isr ; Jump vector for timer 0 interrupt is 000Bh
;-----
; Global variables need space allocated
;-----
RSEG VAR1
temp_ptr: DS 1
rolling_ptr: DS 1
;-----
; Interrupt service routine for timer 0 interrupts
;-----
RSEG ISR
timer0isr:
PUSH PSW
PUSH ACC
CLR INT1 ; pulse LDAC low
SETB INT1 ; to latch all 4 previous values at the same time
; 1st thing done in timer isr => fixed period
CLR T0 ; set CS low

; The signal to be output on each DAC is a sine function. One cycle of a sine wave is
; held in a table @ sinevals as 32 samples of msb, lsb pairs (64 bytes).
; We have ; one pointer which rolls round this table, rolling_ptr incrementing by
; 2 bytes (1 sample) on each interrupt (at the end of this routine).

; The DAC samples are read at an offset to this rolling pointer:
; DAC Function Offset from rolling_ptr
; A sine 0
; B inverse sine 32
; C cosine 16
; D inverse cosine48
MOV DPTR,#sinevals; set DPTR to the start of the table of sine signal values
MOV R7,rolling_ptr; R7 holds the pointer into the sine table
MOV A,R7 ; get DAC A msb
MOVC A,@A+DPTR ; msb of DAC A is in the ACC
CLR T1 ; transmit it - set FS low
MOV SBUF,A ; send it out the serial port

INC R7 ; increment the pointer in R7
MOV A,R7 ; to get the next byte from the table
MOVC A,@A+DPTR ; which is the lsb of this sample, now in ACC
A_MSB_TX:
JNB TI,A_MSB_TX ; wait for transmit to complete
CLR TI ; clear for new transmit
MOV SBUF,A ; and send out the lsb of DAC A

; DAC C next
; DAC C codes should be taken from 16 bytes (8 samples) further on
; in the sine table - this gives a cosine function
MOV A,R7 ; pointer in R7
ADD A,#0FH ; add 15 - already done one INC
ANL A,#03FH ; wrap back round to 0 if > 64
MOV R7,A ; pointer back in R7

MOVC A,@A+DPTR ; get DAC C msb from the table
ORL A,#01H ; set control bits to DAC C address
A_LSB_TX:
JNB TI,A_LSB_TX ; wait for DAC A lsb transmit to complete
SETB T1 ; toggle FS
CLR T1
CLR TI ; clear for new transmit
MOV SBUF,A ; and send out the msb of DAC C
INC R7 ; increment the pointer in R7
MOV A,R7 ; to get the next byte from the table
MOVC A,@A+DPTR ; which is the lsb of this sample, now in ACC
C_MSB_TX:
JNB TI,C_MSB_TX ; wait for transmit to complete
CLR TI ; clear for new transmit
MOV SBUF,A ; and send out the lsb of DAC C

```

```

; DAC B next
; DAC B codes should be taken from 16 bytes (8 samples) further on
; in the sine table - this gives an inverted sine function
MOV    A,R7          ; pointer in R7
ADD     A,#0FH        ; add 15 - already done one INC
ANL     A,#03FH       ; wrap back round to 0 if > 64
MOV     R7,A          ; pointer back in R7

MOVC    A,@A+DPTR     ; get DAC B msb from the table
ORL     A,#02H        ; set control bits to DAC B address

C_LSB_TX:
JNB     TI,C_LSB_TX   ; wait for DAC C lsb transmit to complete
SETB    T1            ; toggle FS
CLR     T1
CLR     TI             ; clear for new transmit
MOV     SBUF,A        ; and send out the msb of DAC B

; get DAC B LSB
INC     R7             ; increment the pointer in R7
MOV     A,R7          ; to get the next byte from the table
MOVC    A,@A+DPTR     ; which is the lsb of this sample, now in ACC

B_MSB_TX:
JNB     TI,B_MSB_TX   ; wait for transmit to complete
CLR     TI             ; clear for new transmit
MOV     SBUF,A        ; and send out the lsb of DAC B

; DAC D next
; DAC D codes should be taken from 16 bytes (8 samples) further on
; in the sine table - this gives an inverted cosine function
MOV     A,R7          ; pointer in R7
ADD     A,#0FH        ; add 15 - already done one INC
ANL     A,#03FH       ; wrap back round to 0 if > 64
MOV     R7,A          ; pointer back in R7
MOVC    A,@A+DPTR     ; get DAC D msb from the table
ORL     A,#03H        ; set control bits to DAC D address

B_LSB_TX:
JNB     TI,B_LSB_TX   ; wait for DAC B lsb transmit to complete
SETB    T1            ; toggle FS
CLR     T1
CLR     TI             ; clear for new transmit
MOV     SBUF,A        ; and send out the msb of DAC D

INC     R7             ; increment the pointer in R7
MOV     A,R7          ; to get the next byte from the table
MOVC    A,@A+DPTR     ; which is the lsb of this sample, now in ACC

D_MSB_TX:
JNB     TI,D_MSB_TX   ; wait for transmit to complete
CLR     TI             ; clear for new transmit
MOV     SBUF,A        ; and send out the lsb of DAC D

; increment the rolling pointer to point to the next sample
; ready for the next interrupt
MOV     A,rolling_ptr
ADD     A,#02H        ; add 2 to the rolling pointer
ANL     A,#03FH       ; wrap back round to 0 if > 64
MOV     rolling_ptr,A ; store in memory again

D_LSB_TX:
JNB     TI,D_LSB_TX   ; wait for DAC D lsb transmit to complete
CLR     TI             ; clear for next transmit
SETB    T1            ; FS high
SETB    T0            ; CS high
POP     ACC
POP     PSW
RETI

;-----
; Stack needs definition
;-----
RSEG    STACK
DS      10h           ; 16 Byte Stack!

```

# TLV5614IYE

SLAS391A – JULY 2003 – REVISED AUGUST 2003

```

;-----
; Main program code
;-----
RSEG MAIN
start:
MOV SP,#STACK-1 ; first set Stack Pointer
CLR A
MOV SCON,A ; set serial port 0 to mode 0
MOV TMOD,#02H ; set timer 0 to mode 2 - auto-reload
MOV TH0,#038H ; set TH0 for 5kHs interrupts
SETB INT1 ; set LDAC = 1
SETB T1 ; set FS = 1
SETB T0 ; set CS = 1
SETB ET0 ; enable timer 0 interrupts
SETB EA ; enable all interrupts
MOV rolling_ptr,A ; set rolling pointer to 0
SETB TR0 ; start timer 0
always:
SJMP always ; while(1) !
RET
;-----
; Table of 32 sine wave samples used as DAC data
;-----
RSEG SINTBL
sinevals:
DW 01000H
DW 0903EH
DW 05097H
DW 0305CH
DW 0B086H
DW 070CAH
DW 0F0E0H
DW 0F06EH
DW 0F039H
DW 0F06EH
DW 0F0E0H
DW 070CAH
DW 0B086H
DW 0305CH
DW 05097H
DW 0903EH
DW 01000H
DW 06021H
DW 0A0E8H
DW 0C063H
DW 040F9H
DW 080B5H
DW 0009FH
DW 00051H
DW 00026H
DW 00051H
DW 0009FH
DW 080B5H
DW 040F9H
DW 0C063H
DW 0A0E8H
DW 06021H
END

```

**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| TLV5614IYE       | ACTIVE                | DIESALE      | YE              | 16   | 120         | TBD                     | Call TI          | N / A for Pkg Type           |
| TLV5614IYER      | ACTIVE                | DIESALE      | YE              | 16   | 3000        | TBD                     | Call TI          | N / A for Pkg Type           |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                             |                                                                    |
|-----------------------------|--------------------------------------------------------------------|
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     |
| DLP® Products               | <a href="http://www.dlp.com">www.dlp.com</a>                       |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               |

### Applications

|                    |                                                                          |
|--------------------|--------------------------------------------------------------------------|
| Audio              | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Automotive         | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| Broadband          | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Digital Control    | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Medical            | <a href="http://www.ti.com/medical">www.ti.com/medical</a>               |
| Military           | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Optical Networking | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Security           | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
| Telephony          | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
| Video & Imaging    | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
| Wireless           | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2009, Texas Instruments Incorporated