

Brushless DC Motor Controller

PRELIMINARY

FEATURES

Two Quadrant and Four Quadrant Operation

Integrated Absolute Value Current Amplifier

Pulse-by-Pulse and Average Current Sensing

Accurate, Variable Duty Cycle Tachometer Output

Trimmed Precision Reference

Precision Oscillator


Direction Output

DESCRIPTION

The UCC3626 motor controller IC combines many of the functions required to design a high performance, two or four quadrant, 3-phase, brushless DC motor controller into one package. Rotor position inputs are decoded to provide six outputs that control an external power stage. A precision triangle oscillator and latched comparator provide PWM motor control in either voltage or current mode configurations. The oscillator is easily synchronized to an external master clock source via the SYNCH input. Additionally, a QUAD select input configures the chip to modulate either the low side switches only, or both upper and lower switches, allowing the user to minimize switching losses in less demanding two quadrant applications.

The chip includes a differential current sense amplifier and absolute value circuit which provide an accurate reconstruction of motor current, useful for pulse by pulse over current protection as well as closing a current control loop. A precision tachometer is also provided for implementing closed loop speed control. The TACH_OUT signal is a variable duty cycle, frequency output which can be used directly for digital control or filtered to provide an analog feedback signal. Other features include COAST, BRAKE, and DIR_IN commands along with a direction output, DIR_OUT.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage V _{DD} +15V
Inputs
Pins 20, 19, 18, 21, 15, 16, 17, 7, 12, 9, 100.3V to V _{DD}
Pins 13, 14
Output Current
Pins 22, 23, 24, 25, 26, 27 200mA
Pins 2
Pins 3. 8, 11
Storage Temperature65°C to +150°C
Junction Temperature
Lead Temperature (Soldering 10 Seconds) +300°C


Note: Unless otherwise indicated, voltages are referenced to ground. Currents are positive into, negative out of specified terminal. Consult packaging section of Databook for thermal limitations and considerations of package.

ORDERING INFORMATION



	TEMPERATURE RANGE	PACKAGE		
UCC2626N		DIL		
UCC2626DW	-40 C to +100 C	SOIC		
UCC2626PW		TSSOP		
UCC3626N	0 C to +70 C	DIL		
UCC3626DW		SOIC		
UCC3626PW		TSSOP		

CONNECTION DIAGRAMS



ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for VCC = 12V; CT = 1nF, $R_{TACH} = 250K$, $C_{TACH} = 100pF$, $T_A = T_{JI}$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ for the UCC2626, and $0^{\circ}C$ to $+70^{\circ}C$ for the UCC3626.

11/ACH = 25011, 0/ACH = 100p1, 1/A = 1/3, 1/A = 40 0 10 400 0 101 the 00000000000000000000000000000000000									
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS				
Overall									
Supply Current			3	10	mA				
Under-Voltage Lockout									
Start Threshold			10.5		V				
UVLO Hysteresis			0.5		V				
5.0 V Reference									
Output Voltage	$I_{VREF} = -2mA$	4.9	5	5.1	V				
Line Regulation	11V < VCC < 14.5V			10	mV				
Load Regulation	-1 > I _{VREF} > -5mA			30	mV				
Short Circuit Current		40	120		mA				
Coast Input Comparator									
Threshold			1.75		V				
Hysteresis			0.1		V				
Input Bias Current			0.1		μΑ				

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for VCC = 12V; CT = 1nF, R_{TACH} = 250K, C_{TACH} = 100pF, T_A = T_J, T_A = -40°C to +85°C for the UCC2626, and 0°C to +70°C for the UCC3626.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Current Sense Amplifier	·	•		•	_
Input Offset Voltage	VCM = 0V			5	mV
Input Bias Current	VCM = 0V		10		μΑ
Gain	VCM = 0V	4.9	5	5.1	V/V
CMRR	-0.3V < VCM < 0.5		60		dB
PSRR	11V < VCC <14.5V		60		dB
Output High Voltage	$I_{\text{IOUT}} = -100 \mu A$	5			V
Output Low Voltage	$I_{\text{IOUT}} = 100 \mu A$			50	mV
Output Source Current	V _{IOUT} = 2V	500			μΑ
PWM Comparator					
Input Common Mode Range		2.0		8.0	V
Propogation Delay			75		nS
Over-Current Comparator					
Input Common Mode Range		0.0		5.0	V
Propogation Delay			175		nS
Logic Inputs	·	-			_
Logic High	QUAD, BRAKE, DIR			3.5	V
Logic Low	QUAD, BRAKE, DIR	1.5			V
Input Current	QUAD, BRAKE, DIR		0.1		μΑ
Hall Buffer Inputs	·	•			_
VIL	HALLA, HALLB, HALLC		1		V
VIH	HALLA, HALLB, HALLC		1.9		V
Input Current	0V < V _{IN} < 5V		-25		μΑ
Oscillator	·	•			
Frequency	R _{TACH} = 250k, C _T = 1nF		10		KHz
Frequency Change With Voltage	12V < VCC < 14.5V			5	%
CT Peak Voltage			7.5		V
CT Valley Voltage			2.5		V
CT Peak-to-Valley Voltage			5.0		V
SYNCH Pin Minimum Pulse Width		-500			ns
Tachometer	·	-			
V _{OH} /V _{REF}	$I_{OUT} = -10\mu A$	99		100	%
Vol	$I_{OUT} = 10\mu A$	0		20	mV
R _{ON} High	$I_{OUT} = -100\mu A$		1		kΩ
R _{ON} Low	I _{OUT} = 100μA		1		kΩ
Ramp Threshold, Lo			20		mV
Ramp Threshold, Hi			2.52		٧
C _{TACH} Charge Current	R _{TACH} = 49.9kΩ		50		μА
T-on Accuracy	Note 1	-3		3	%
Direction Output		•	•	•	_
DIR OUT High Level	$I_{OUT} = -100\mu A$	3.5		5.1	٧
DIR OUT Low Level	I _{OUT} = 100μA	0		1	V

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for VCC = 12V; CT = 1nF, $R_{TACH} = 250K$, $C_{TACH} = 100pF$, $T_A = T_J$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ for the UCC2626, and $0^{\circ}C$ to $+70^{\circ}C$ for the UCC3626.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output Section					
Maximum Duty Cycle				100	%
Output Low Voltage	I _{OUT} = 10mA		0.4		V
Output High Voltage	$I_{OUT} = -10$ mA	4.0		5.1	V
Output Low Voltage	$I_{OUT} = 1 \text{ mA}$			1	V
Output High Voltage	$I_{OUT} = -1 \text{ mA}$	4.0		5.1	V
Rise/Fall Time	CI = 100pF		100		nS

Note 1: T(on) is calculated using the formula: $T(on) = C_{TACH} \cdot (V_{HI} - V_{LO}) / I_{CHARGE}$. This number is compared to the formula $T(on) = R_{TACH} \cdot C_{TACH}$.

PIN DESCRIPTIONS

AHI, BHI, CHI: Digital outputs used to control the high side switches in a three phase inverter. For specific decoding information reference Table I.

ALOW, BLOW, CLOW: Digital outputs used to control the low side switches in a three phase inverter. For specific decoding information reference Table I.

BRAKE: BRAKE is a digital input which causes the device to enter brake mode. In brake mode all three high side outputs are turned off, AHI, BHI & CHI, while all three lowside outputs are turned on, ALOW, BLOW, CLOW. During brake mode the tachometer output remains operational. The only conditions which can inhibit the low side commands during brake are UVLO, exceeding peak current, the output of the PWM comparator, or the COAST command.

COAST: The COAST input consists of a hysteretic comparator which disables the outputs. The input is useful in implementing an overvoltage bus clamp in four quadrant applications. The outputs will be disabled when the input is above 1.75V.

CT: This pin is used in conjunction with the R_TACH pin to set the frequency of the oscillator. A timing capacitor is normally connected between this point and ground and is alternately charged and discharged between 2.5V and 7.5V.

C_TACH: A timing capacitor is connected between this pin and ground to set the width of the TACH_OUT pulse. The capacitor is charged with a current set by the resistor on pin RT.

DIR_IN: DIR_IN is a digital input which determines the order in which the HALLA,B & C inputs are decoded. For specific decode information reference Table I.

DIR_OUT: DIR_OUT represents the actual direction of the rotor as decoded from the HALLA, B & C inputs. For any valid combination of HALLA, B &C inputs there are two valid transitions, one which translates to a clockwise rotation and another which translates to a counterclockwise rotation. The polarity of DIR_OUT is the same as DIR_IN while motoring, i.e. sequencing from top to bottom in Table 1.

GND: GND is the reference ground for all functions of the part. Bypass and timing capacitors should be terminated as close to this point as possible.

HALLA, HALLB, HALLC: These three inputs are designed to accept rotor position information positioned 120° apart. For specific decode information reference Table I. These inputs should be externally pulled-up to VREF or another appropriate external supply.

IOUT: IOUT represents the output of the current sense and absolute value amplifiers. The output signal appearing is a representation of the following expression:

This output can be used to close a current control loop as well as provide additional filtering of the current sense signal.

OC_REF: OC_REF is an analog input which sets the trip voltage of the overcurrent comparator. The sense input of the comparator is internally connected to the output of the current sense amplifier and absolute value circuit.

PWM_NI: PWM_NI is the noninverting input to the PWM comparator.

PWM_I: PWM_I is the inverting input to the PWM comparator.

PIN DESCRIPTIONS (cont.)

QUAD: The QUAD input selects between "two" QUAD = 0 and "four" QUAD = 1 quadrant operation. When in "two-quadrant" mode only the low side devices are effected by the output of the PWM comparator. In "four-quadrant" mode both high and low side devices are controlled by the PWM comparator.

SYNCH: The SYNCH input is used to synchronize the PWM oscillator with an external digital clock. When using the SYNCH feature, a resistor equal to R_{TACH} must be placed in parallel with CT. When not used, ground SYNCH.

SNS_NI, SNS_I: These inputs are the noninverting and inverting inputs to the current sense amplifier, respectively. The integrated amplifier is configured for a gain of five. An absolute value function is also incorporated into the output in order to provide a representation of actual motor current when operating in four quadrant mode.

TACH_OUT: TACH_OUT is the output of a monostable triggered by a change in the commutation state, thus providing a variable duty cycle, frequency output. The on-time of the monostable is set by the timing capacitor connected to C_TACH. The monostable is capable of being retriggered if a commutation occurs during it's on-time.

R_TACH: A resistor connected between R_TACH and ground programs the current for both the oscillator and tachometer.

VDD: VDD is the input supply connection for this device. Undervoltage lockout keeps the outputs off for inputs below 10.5V. The input should be bypassed with a $0.1\mu F$ ceramic capacitor, minimum.

VREF: VREF is a 5V, 2% trimmed reference output with 5mA of maximum available output current. This pin should be bypassed to ground with a $0.1\mu F$ ceramic capacitor, minimum.

APPLICATION INFORMATION

Table 1 provides the decode logic for the six outputs, AHI, BHI, CHI, ALOW, BLOW, and CLOW as a function of the BRAKE, COAST, DIR_IN, HALLA, HALLB, and HALLC inputs.

The UCC3626 is designed to operate with 120° position sensor encoding. In this format, the three position sensor

signals are never simultaneously high or low. Motor's whose sensors provide 60° encoding can be converted to 120° using the circuit shown in Fig. 1.

In order to prevent noise from commanding improper commutation states, some form of low pass filtering on HALLA, HALLB, and HALLC is recommended. Passive

Table 1. Commutation truth table.

B R	00	D D		HALL HIGH SIDE INPUTS OUTPUTS			LOW SIDE OUTPUTS				
A K E	A S T	R IN	A	В	С	A	В	С	A	В	С
0	0	1	1	0	1	1	0	0	0	1	0
0	0	1	1	0	0	1	0	0	0	0	1
0	0	1	1	1	0	0	1	0	0	0	1
0	0	1	0	1	0	0	1	0	1	0	0
0	0	1	0	1	1	0	0	1	1	0	0
0	0	1	0	0	1	0	0	1	0	1	0
0	0	0	1	0	1	0	1	0	1	0	0
0	0	0	0	0	1	0	1	0	0	0	1
0	0	0	0	1	1	1	0	0	0	0	1
0	0	0	0	1	0	1	0	0	0	1	0
0	0	0	1	1	0	0	0	1	0	1	0
0	0	0	1	0	0	0	0	1	1	0	0
Х	1	Х	Х	Х	Х	0	0	0	0	0	0
1	0	Х	Х	Х	Х	0	0	0	1	1	1
0	0	Х	1	1	1	0	0	0	0	0	0
0	0	Χ	0	0	0	0	0	0	0	0	0




Figure 1. Circuit to convert 60° hall code to 120° code.




Figure 2. Passive hall filtering technique.

RC networks generally work well and should be located as close to the IC as possible. Fig. 2 illustrates these techniques.

Configuring the Oscillator

The UCC3626 oscillator is designed to operate at frequencies up to 250kHz and provide a triangle waveform on CT with a peak to peak amplitude of 5V for improved noise immunity. The current used to program CT is derived off of the R_TACH resistor according to the following equation:

$$I_{OSC} = \frac{25}{R \ TACH} Amps$$

Oscillator frequency is set by R_TACH and CT according to the following relationship:

Frequency
$$\frac{2.5}{(R_TACH CT)}Hz$$

Timing resistor values should be between $25 k\Omega$ and $500 k\Omega$ while capacitor values should fall between 100 pF and $1 \mu F$. Fig. 4 provides a graph of oscillator frequency for various combinations of timing components. As with any high frequency oscillator, timing components should be located as close to the IC pins as possible when laying out the printed circuit board. It is also important to reference the timing capacitor directly to the ground pin on the UCC3626 rather than daisy chaining it to another trace or the ground plane. This technique prevents




Figure 3. Synchronized and unsynchronized oscillator waveforms.




Figure 4. PWM oscillator frequency vs. CT and R TACH.

switching current spikes in the local ground from causing jitter in the oscillator.

Synchronizing the Oscillator

A common system specification is for all oscillators in a design to be synchronized to a master clock. The UCC3626 provides a SYNCH input for exactly this purpose. The SYNCH input is designed to interface with a digital clock pulse generated by the master oscillator. A positive going edge on this input causes the UCC3626 oscillator to begin discharging. In order for the slave oscillator to function properly it must be programmed for a frequency slightly lower than that of the master. Also, a resistor equal to R_{TACH} must be placed in parallel with CT. Fig. 3 illustrates the waveforms for a slave oscillator programmed to 20kHz with a master frequency of 30kHz. The SYNCH pin should be grounded when not used.

Programming the Tachometer

The UCC3626 tachometer consists of a precision, 5V monostable, triggered by either a rising or falling edge on any of the three Hall inputs, HALLA, HALLB, HALLC. The resulting TACH_OUT waveform is a variable dutycycle square wave whose frequency is proportional to motor speed, as given by:

$$TACH_OUT \quad \frac{(V \quad P)}{20}Hz$$

where P is the number of motor pole pairs and V is motor velocity in RPM.

The on-time of the monostable is programmed via timing resistor R_TACH and capacitor C_TACH according to the following equation:

Fig. 5 provides a graph of On-Time for various combinations of R_TACH and C_TACH. On-Time is typically set to a value less than the minimum TACH-OUT period as given by:

$$T_{Period_{MIN}} = \frac{20}{V_{MAX} = P} \sec$$

where P is the number of motor pole pairs and V is motor velocity in RPM.




Figure 5. Tachometer on-time vs. C_TACH and R TACH.

The TACH_OUT signal can be used to close a digital velocity loop using a microcontroller, as shown in Fig. 6, or directly low pass filtered in an analog implementation, Fig. 7.




Figure 6. Digital velocity loop implementation using MC68HC11.

Two Quadrant vs Four Quadrant Control

Fig. 8 illustrates the four possible quadrants of operation for a motor. Two quadrant control refers to a system whose operation is limited to quadrants I and III where torque and velocity are in the same direction. With a two quadrant brushless DC amplifier, there are no provisions other than friction to decelerate the load, limiting the approach to less demanding applications. Four quadrant controllers, on the other hand, provide controlled operation in all quadrants, including II and IV, where torque and rotation are of opposite direction.




Figure 7. Simple analog velocity loop.




Figure 8. Four quadrants of operation.

When configured for two quadrant operation, (QUAD=0), the UCC3626 will only modulate the low side devices of the output power stage. The current paths within the output stage during the PWM on and off times are illustrated in Fig. 9. During the 'on' interval, both switches are on and current flows through the load down to ground. During the 'off' time, the lower switch is shut off and the motor current circulates through the upper half bridge via the flyback diode. The motor is assumed to be operating in either quadrant I or III.




Figure 9. Two quadrant chopping.




Figure 10. Two quadrant reversal.




Figure 11. Four quadrant reversal.

If one attempts to operate in quadrants II or IV by changing the DIR bit and reversing the torque, switches 1 and 4 are turned off and switches 2 and 3 turned on. Under this condition motor current will very quickly decay, reverse direction and increase until the control threshold is reached. At this point switch 2 will turn off and current will once again circulate in the upper half bridge, however, in this case the motor's BEMF is in phase with the current, i.e. the motor's direction of rotation has not yet changed.

Fig. 10 illustrates the current paths when operating in this mode. Under these conditions there is nothing to limit the current other than motor and drive impedance. These high circulating currents can result in damage to the power devices in addition to high, uncontrolled torque.

By pulse width modulating both the upper and lower power devices (QUAD=1), motor current will always decay during the PWM "off" time, eliminating any uncontrolled circulating currents. In addition, current will always flow through the current sense resistor, thus providing a suitable feedback signal. Fig. 11 illustrates the current paths during a four quadrant torque reversal. Motor drive waveforms for both two and four quadrant operation are illustrated in Fig. 12.

Power Stage Design Considerations

The flexible architecture of the UCC3626 requires the user to pay close attention to the design of the power output stage. Two and Four Quadrant applications that do not require the brake function are able to utilize the power stage approach illustrated in Fig. 13A. In many cases the body diode of the MOSFET can be utilized to reduce parts count and cost. If efficiency is a key requirement, Schottky diodes can be used in parallel with the switches.

If the system requires a braking function, diodes must be added in series with the lower power devices and the lower flyback diodes returned to ground, as pictured in Fig. 13B,C. This requirement prevents brake currents from circulating in the lower half bridge and bypassing

TYPICAL APPLICATIONS (cont.)




Figure 13. Power stage topologies.




Figure 12. Motor drive and current waveforms for 2 quadrant (QUAD=0) and 4 quadrant (QUAD=1) operation.

TYPICAL APPLICATIONS

Fig. 16 illustrates a simple 175V, 2A two quadrant velocity controller using the UCC3626. The power stage is designed to operate with a rectified off-line supply using IR2210s to provide the interface between the low voltage control signals and the power MOSFETs. The power topology illustrated in Fig. 13C is implemented in order to provide braking capability.

The controller's speed command is set by potentiometer R30 while the speed feedback signal is obtained by low pass filtering and buffering the TACH-OUT signal using R11 and C9. Small signal compensation of the velocity control loop is provided by amplifier U5A, whose output is used to control the PWM duty cycle. The integrating capacitor, C8, places a pole at 0Hz and a zero in conjunction with R10. This zero can be used to cancel the low frequency motor pole and cross the loop over with a -20dB gain response.

Four quadrant applications require the control of motor current. Fig. 17 illustrates a sign/magnitude current control loop within an outer bipolar velocity loop using the UCC3626. U1 serves as the velocity loop error amplifier and accepts a +/-5V command signal. Velocity feedback is provided by low pass filtering and scaling the TACH_OUT signal using U2. The direction output, DIR_OUT, switch and U3 set the polarity of the tachometer gain according to the direction of rotation. The output of the velocity error amplifier, U1, is then converted to sign/magnitude form using U5 and U6. The sign portion is used to drive the DIR input while the magnitude commands the current error amplifier, U8. Current feedback is provided by the internal current sense amplifier via the IOUT pin.




Figure 14. (a) Differential divider and (b) low value divider.




Figure 15. Current sense amplifier waveform.




Figure 16. Two quadrant velocity controller.

TYPICAL APPLICATIONS (cont.)




Figure 17. Four quadrant control loop.