




MC5480 • MC7480 MC9380 • MC8380

Add Suffix F for TO-86 ceramic package (Case 607).
 Suffix L for TO-116 ceramic package (Case 632).
 Suffix P for TO-116 plastic package (Case 646) MC7480, MC8380.

These devices are one-bit binary full adders with gated complementary inputs, complementary Sum and $\bar{S}$ outputs, and an inverted Carry output. The circuit uses DTL inputs and a high-speed, high-fan-out, TTL "totem pole" configuration for the Sum, $\bar{S}$, and Carry outputs. The design of the high-speed carry circuitry reduces the need for external "look ahead carry" cascading in system designs. The use of low-level, low-power gates in a monolithic design provides significantly lower power dissipation than equivalent adders built from standard integrated circuits.

This full adder provides a basic building block for medium and high-speed, multiple-bit, parallel-add/serial-carry subsystems.



Input Loading Factor:

$A1, A2, AC, B1, B2, BC = 1$
 $A*, B* = 1.625$
 $Cin = 5$

Output Loading Factor:

$Cout = 5$
 $S, \bar{S} = 10$
 $A*, B* = 3$

TRUTH TABLE

C_{in}	B	A	$\bar{C}_{out}$	$\bar{S}$	S
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	1


$$1. A = A* \cdot A_C, B = B* \cdot B_C$$

$$\text{where } A* = \overline{A_1 \cdot A_2}$$

$$B* = \overline{B_1 \cdot B_2}$$

- When $A*$ (or $B*$) is used as an input, $A1$ and $A2$ (or $B1$ and $B2$) must be connected to ground.
- When $A1$ and $A2$ (or $B1$ and $B2$) are used as inputs, $A*$ (or $B*$) must be open, or used to perform wired-OR logic.

Total Power Dissipation = 105 mW typ/pkg



ELECTRICAL CHARACTERISTICS

Output voltage (logic level) tests are shown only for each output. The complete circuit can be tested by following the truth table.



$V = V_{CC} = \text{Pin 14 [4]}$
 $Gnd = \text{Pin 7 [11]}$

MC5480 • MC7480
MC9380 • MC8380

TEST CURRENT/VOLTAGE VALUES (All Temperatures)																			
mA										Volts									
	I _{OL1}	I _{OL2}	I _{OL3}	I _{OH1}	I _{OH2}	I _{OH3}	V _{IL}	V _{IH}	V _{IHH}	V _R	V _{ILT}	V _{IHT}	V _{CCL}	V _{CCH}					
	4.8	8.0	16	-0.12	-0.2	-0.4	0.4	2.4	5.5	4.5	0.8	2.0	4.5	5.5					
	4.8	8.0	16	-0.12	-0.2	-0.4	0.4	2.4	5.5	4.5	0.8	2.0	4.75	5.25					
Pin 2 (11) is grounded for all tests in addition to the pins listed below																			
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																			
	I _{OL1}	I _{OL2}	I _{OL3}	I _{OH1}	I _{OH2}	I _{OH3}	V _{IL}	V _{IH}	V _{IHH}	V _R	V _{ILT}	V _{IHT}	V _{CCL}	V _{CCH}					
Input Forward Current	I _{IL}						B* BC C _{in}			BC				V		B1,B2 B1,B2			
							A1 A2			A2			B1,B2,A1,A2			BC,AC			
							A* AC			AC						A1,A2 A1,A2			
							B1 B2			B2 B1									
																	B* A1,A2,B1,B2		
Leakage Current	I _{IH}						BC C _{in}									BC,AC			
							A1 A2												
							A2 AC												
							B1 B2												
																	B* A1,A2,B1,B2		
Output Output Voltage	V _{OL}																		
Short-Circuit Current	I _{OST}																		
Power Requirements Power Supply Drain	I _{CC}																		

Only one output should be shorted at a time.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TEST PROCEDURES ($T_A = 25^\circ\text{C}$)

TEST	PIN UNDER TEST	INPUT							OUTPUT					MAX LIMIT	WAVEFORM
		BC	C _{in}	A1	A2	AC	B1	B2	C _{out}	S	S	A*	B*		
		Pin 2 [6]	Pin 3 [7]	Pin 8 [12]	Pin 9 [13]	Pin 11 [1]	Pin 12 [2]	Pin 13 [3]	Pin 4 [8]	Pin 5 [9]	Pin 6 [10]	Pin 10 [14]	Pin 1 [5]		
t_{PLH} C _{out}	4 [8]		Y				Gnd		L3					17 ns	1
t_{PHL} C _{out}			Y				Gnd		L3					12 ns	1
t_{PLH} C _{out}		Y	2.4 V	Gnd			Gnd		L3					25 ns	2
t_{PHL} C _{out}		Y	2.4 V	Gnd			Gnd		L3					55 ns	2
t_{PLH} S	5 [9]		2.4 V	Gnd		Y	Gnd		L3	L1	L2			70 ns	2
t_{PHL} S	5 [9]		2.4 V	Gnd		Y	Gnd		L3	L1	L2			80 ns	2
t_{PLH} S	6 [10]	Y	2.4 V				Gnd				L2			55 ns	2
t_{PHL} S	6 [10]	Y	2.4 V				Gnd				L2			75 ns	2
t_{PLH} A*	10 [14]			Y	2.4 V							C _T		65 ns	1
t_{PHL} A*	10 [14]			Y	2.4 V							C _T		25 ns	1
t_{PLH} B*	1 [5]					Y	2.4 V						C-	65 ns	1
t_{PHL} B*	1 [5]					Y	2.4 V						C-	25 ns	1