

## FEATURES

- Member of the Texas Instruments Widebus™ Family
- TI-OPC™ Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- LVTTL Interfaces Are 5-V Tolerant
- Medium-Drive GTLP Outputs (50 mA)
- LVTTL Outputs (–24 mA/24 mA)
- GTLP Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- $I_{off}$ , Power-Up 3-State, and BIAS  $V_{CC}$  Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed  $V_{CC}$  and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

**DGG OR DGV PACKAGE  
(TOP VIEW)**

1DIR	1	48	1 $\overline{OE}$
1A1	2	47	1B1
1A2	3	46	1B2
GND	4	45	GND
1A3	5	44	1B3
1A4	6	43	1B4
$V_{CC}$	7	42	BIAS $V_{CC}$
1A5	8	41	1B5
1A6	9	40	1B6
GND	10	39	GND
1A7	11	38	1B7
1A8	12	37	1B8
2A1	13	36	2B1
2A2	14	35	2B2
GND	15	34	GND
2A3	16	33	2B3
2A4	17	32	2B4
$V_{CC}$	18	31	$V_{REF}$
2A5	19	30	2B5
2A6	20	29	2B6
GND	21	28	GND
2A7	22	27	2B7
2A8	23	26	2B8
2DIR	24	25	2 $\overline{OE}$

## DESCRIPTION/ORDERING INFORMATION

The SN74GTLPH16945 is a medium-drive, 16-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It is partitioned as two 8-bit transceivers. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing ( $<1$  V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19  $\Omega$ .

GTLP is the Texas Instruments (TI™) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH16945 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2$  V and  $V_{REF} = 0.8$  V) or GTLP ( $V_{TT} = 1.5$  V and  $V_{REF} = 1$  V) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs.  $V_{REF}$  is the B-port differential input reference voltage.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, TI-OPC, OEC, TI are trademarks of Texas Instruments.

# SN74GTLPH16945

## 16-BIT LVTTTL-TO-GTLP BUS TRANSCEIVER

SCES292D–OCTOBER 1999–REVISED JUNE 2005



### DESCRIPTION/ORDERING INFORMATION (CONTINUED)

This device is fully specified for live-insertion applications using  $I_{off}$ , power-up 3-state, and BIAS  $V_{CC}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.


Active bus-hold circuitry holds unused or undriven LVTTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable ( $\overline{OE}$ ) input should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### ORDERING INFORMATION

$T_A$	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74GTLPH16945GR	GTLP16945
	TVSOP – DGV	Tape and reel	SN74GTLPH16945VR	GL945
	VFBGA – GQL	Tape and reel	SN74GTLPH16945KR	GL945

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



**TERMINAL ASSIGNMENTS<sup>(1)</sup>**

	1	2	3	4	5	6
<b>A</b>	1DIR	NC	NC	NC	NC	1 $\overline{OE}$
<b>B</b>	1A2	1A1	GND	GND	1B1	1B2
<b>C</b>	1A4	1A3	V <sub>CC</sub>	BIAS V <sub>CC</sub>	1B3	1B4
<b>D</b>	1A6	1A5	GND	GND	1B5	1B6
<b>E</b>	2A8	1A7			1B7	1B8
<b>F</b>	2A1	2A2			2B2	2B1
<b>G</b>	2A3	2A4	GND	GND	2B4	2B3
<b>H</b>	2A5	2A6	V <sub>CC</sub>	V <sub>REF</sub>	2B6	2B5
<b>J</b>	2A7	2A8	GND	GND	2B8	2B7
<b>K</b>	2DIR	NC	NC	NC	NC	2 $\overline{OE}$

(1) NC – No internal connection

## FUNCTIONAL DESCRIPTION

The SN74GTLP16945 is a medium-drive (50 mA), 16-bit bus transceiver partitioned as two 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input.  $\overline{OE}$  can be used to disable the device so the buses effectively are isolated. Data polarity is noninverting.

For A-to-B data flow, when  $\overline{OE}$  is low and DIR is high, the B outputs take on the logic value of the A inputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to that of A to B, except  $\overline{OE}$  and DIR are low.

**FUNCTION TABLE**


INPUTS		OUTPUT	MODE
$\overline{OE}$	DIR		
H	X	Z	Isolation
L	L	B data to A port	True transparent
L	H	A data to B port	

# SN74GTLP16945

## 16-BIT LVTTTL-TO-GTLP BUS TRANSCEIVER

SCES292D—OCTOBER 1999—REVISED JUNE 2005

**LOGIC DIAGRAM (POSITIVE LOGIC)<sup>(1)</sup>**



(1) Pin numbers shown are for the DGG and DGV packages.

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$ BIAS $V_{CC}$	Supply voltage range		–0.5	4.6	V
$V_I$	Input voltage range <sup>(2)</sup>	A-port and control inputs	–0.5	7	V
		B port and $V_{REF}$	–0.5	4.6	
$V_O$	Voltage range applied to any output in the high-impedance or power-off state	A port	–0.5	7	V
		B port	–0.5	4.6	
$I_O$	Current into any output in the low state	A port		48	mA
		B port		100	
$I_O$	Current into any A-port output in the high state <sup>(3)</sup>			48	mA
	Continuous current through each $V_{CC}$ or GND			±100	mA
$I_{IK}$	Input clamp current	$V_I < 0$		–50	mA
$I_{OK}$	Output clamp current	$V_O < 0$		–50	mA
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGG package		70	°C/W
		DGV package		58	
		GQL package		42	
$T_{stg}$	Storage temperature range		–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74GTLPH16945

## 16-BIT LVTTTL-TO-GTLP BUS TRANSCEIVER

SCES292D—OCTOBER 1999—REVISED JUNE 2005

### Recommended Operating Conditions<sup>(1)(2)(3)(4)</sup>

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V
V <sub>TT</sub>	Termination voltage	GTL	1.14	1.2	1.26	V
		GTLP	1.35	1.5	1.65	
V <sub>REF</sub>	Reference voltage	GTL	0.74	0.8	0.87	V
		GTLP	0.87	1	1.1	
V <sub>I</sub>	Input voltage	B port	V <sub>TT</sub>			V
		Except B port	V <sub>CC</sub> 5.5			
V <sub>IH</sub>	High-level input voltage	B port	V <sub>REF</sub> + 0.05			V
		Except B port	2			
V <sub>IL</sub>	Low-level input voltage	B port	V <sub>REF</sub> − 0.05			V
		Except B port	0.8			
I <sub>IK</sub>	Input clamp current		−18			mA
I <sub>OH</sub>	High-level output current	A port	−24			mA
I <sub>OL</sub>	Low-level output current	A port	24			mA
		B port	50			
?t/?V	Input transition rise or fall rate	Outputs enabled	10			ns/V
?t/?V <sub>CC</sub>	Power-up ramp rate		20			μs/V
T <sub>A</sub>	Operating free-air temperature		−40 85			°C

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
- (2) Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS  $V_{CC} = 3.3$  V first, I/O second, and  $V_{CC} = 3.3$  V last, because the BIAS  $V_{CC}$  precharge circuitry is disabled when any  $V_{CC}$  pin is connected. The control and  $V_{REF}$  inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first.
- (3)  $V_{TT}$  and  $R_{TT}$  can be adjusted to accommodate backplane impedances if the dc recommended  $I_{OL}$  ratings are not exceeded.
- (4)  $V_{REF}$  can be adjusted to optimize noise margins, but normally is two-thirds  $V_{TT}$ . TI-OPC circuitry is enabled in the A-to-B direction and is activated when  $V_{TT} > 0.7$  V above  $V_{REF}$ . If operated in the A-to-B direction,  $V_{REF}$  should be set to within 0.6 V of  $V_{TT}$  to minimize current drain.

## Electrical Characteristics

over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$		$V_{CC} = 3.15 \text{ V}$ ,	$I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$	A port	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$ ,	$I_{OH} = -100 \mu\text{A}$	$V_{CC} - 0.2$			V
		$V_{CC} = 3.15 \text{ V}$	$I_{OH} = -12 \text{ mA}$	2.4			
			$I_{OH} = -24 \text{ mA}$	2			
$V_{OL}$	A port	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$ ,	$I_{OL} = 100 \mu\text{A}$			0.2	V
		$V_{CC} = 3.15 \text{ V}$	$I_{OL} = 12 \text{ mA}$			0.4	
			$I_{OL} = 24 \text{ mA}$			0.5	
	B port	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$ ,	$I_{OL} = 100 \mu\text{A}$			0.2	
		$V_{CC} = 3.15 \text{ V}$	$I_{OL} = 10 \text{ mA}$			0.2	
			$I_{OL} = 40 \text{ mA}$			0.4	
			$I_{OL} = 50 \text{ mA}$			0.55	
$I_I$	Control inputs	$V_{CC} = 3.45 \text{ V}$ ,	$V_I = 0 \text{ or } 5.5 \text{ V}$			$\pm 10$	$\mu\text{A}$
$I_{OZH}^{(2)}$	A port	$V_{CC} = 3.45 \text{ V}$	$V_O = V_{CC}$			10	$\mu\text{A}$
	B port		$V_O = 1.5 \text{ V}$			10	
$I_{OZL}^{(2)}$	A and B ports	$V_{CC} = 3.45 \text{ V}$ ,	$V_O = \text{GND}$			-10	$\mu\text{A}$
$I_{BHL}^{(3)}$	A port	$V_{CC} = 3.15 \text{ V}$ ,	$V_I = 0.8 \text{ V}$		75		$\mu\text{A}$
$I_{BHH}^{(4)}$	A port	$V_{CC} = 3.15 \text{ V}$ ,	$V_I = 2 \text{ V}$		-75		$\mu\text{A}$
$I_{BHLO}^{(5)}$	A port	$V_{CC} = 3.45 \text{ V}$ ,	$V_I = 0 \text{ to } V_{CC}$		500		$\mu\text{A}$
$I_{BHHO}^{(6)}$	A port	$V_{CC} = 3.45 \text{ V}$ ,	$V_I = 0 \text{ to } V_{CC}$		-500		$\mu\text{A}$
$I_{CC}$	A or B port	$V_{CC} = 3.45 \text{ V}$ , $I_O = 0$ , $V_I$ (A-port or control input) = $V_{CC}$ or GND, $V_I$ (B port) = $V_{TT}$ or GND	Outputs high			50	mA
			Outputs low			50	
			Outputs disabled			50	
$?I_{CC}^{(7)}$		$V_{CC} = 3.45 \text{ V}$ , One A-port or control input at $V_{CC} - 0.6 \text{ V}$ , Other A-port or control inputs at $V_{CC}$ or GND				1.5	mA
$C_i$	Control inputs	$V_I = 3.15 \text{ V or } 0$			4.5	5	pF
$C_{io}$	A port	$V_O = 3.15 \text{ V or } 0$			7.5	9	pF
	B port	$V_O = 1.5 \text{ V or } 0$			7.5	9	

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

(2) For I/O ports, the parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

(3) The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{ILmax}$ .  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{ILmax}$ .

(4) The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IHmin}$ .  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering it to  $V_{IHmin}$ .

(5) An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

(6) An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

(7) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.

## Hot-Insertion Specifications for A Port

over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
$I_{off}$	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_I$ or $V_O = 0 \text{ to } 5.5 \text{ V}$		10	$\mu\text{A}$
$I_{OZPU}$	$V_{CC} = 0 \text{ to } 1.5 \text{ V}$ ,	$V_O = 0.5 \text{ V to } 3 \text{ V}$ ,	$\overline{OE} = 0$		$\pm 30$	$\mu\text{A}$
$I_{OZPD}$	$V_{CC} = 1.5 \text{ V to } 0$ ,	$V_O = 0.5 \text{ V to } 3 \text{ V}$ ,	$\overline{OE} = 0$		$\pm 30$	$\mu\text{A}$

# SN74GTLPH16945

## 16-BIT LVTTTL-TO-GTLP BUS TRANSCEIVER

SCES292D—OCTOBER 1999—REVISED JUNE 2005

### Live-Insertion Specifications for B Port

over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
$I_{off}$	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 1.5 V	10		$\mu A$
$I_{OZPU}$	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$ ,	$V_O = 0.5$ V to 1.5 V, $\overline{OE} = 0$	$\pm 30$		$\mu A$
$I_{OZPD}$	$V_{CC} = 1.5$ V to 0,	BIAS $V_{CC} = 0$ ,	$V_O = 0.5$ V to 1.5 V, $\overline{OE} = 0$	$\pm 30$		$\mu A$
$I_{CC}$ (BIAS $V_{CC}$ )	$V_{CC} = 0$ to 3.15 V	BIAS $V_{CC} = 3.15$ V to 3.45 V,	$V_O$ (B port) = 0 to 1.5 V	5		mA
	$V_{CC} = 3.15$ V to 3.45 V			10		$\mu A$
$V_O$	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.3$ V,	$I_O = 0$	0.95	1.05	V
$I_O$	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.15$ V to 3.45 V,	$V_O$ (B port) = 0.6 V	–1		$\mu A$

### Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature,

$V_{TT} = 1.5$  V and  $V_{REF} = 1$  V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	A	B	2.1		6.3	ns
t <sub>PHL</sub>			2.1		6.3	
t <sub>en</sub>	OE	B	2		6.9	ns
t <sub>dis</sub>			2		6.9	
t <sub>r</sub>	Rise time, B outputs (20% to 80%)		2.5			ns
t <sub>f</sub>	Fall time, B outputs (80% to 20%)		2.1			ns
t <sub>PLH</sub>	B	A	2.1		5.3	ns
t <sub>PHL</sub>			2.1		5.3	
t <sub>en</sub>	OE	A	0.3		5.7	ns
t <sub>dis</sub>			0.3		5.7	


(1) All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ C$ .

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




LOAD CIRCUIT FOR B OUTPUTS



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
(A port to B port)



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
(B port to A port)



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
(A port)

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\approx 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \approx 2 \text{ ns}$ ,  $t_f \approx 2 \text{ ns}$ .
  - The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## Distributed-Load Backplane Switching Characteristics

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See [www.ti.com/sc/gtlp](http://www.ti.com/sc/gtlp) for more information.




Figure 2. Medium-Drive Test Backplane




Figure 3. Medium-Drive RLC Network

## Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature,  
 $V_{TT} = 1.5\text{ V}$  and  $V_{REF} = 1\text{ V}$  for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP <sup>(1)</sup>	UNIT	
t <sub>PLH</sub>	A	B	4.3	ns	
t <sub>PHL</sub>			4.3		
t <sub>en</sub>	$\overline{OE}$	B	5	ns	
t <sub>dis</sub>			4.4		
t <sub>r</sub>	Rise time, B outputs (20% to 80%)		1	ns	
t <sub>f</sub>	Fall time, B outputs (80% to 20%)		2	ns	

(1) All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPICE models.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTLPH16945GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16945	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTLPH16945GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTLPH16945GR	TSSOP	DGG	48	2000	367.0	367.0	45.0

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2017, Texas Instruments Incorporated