

## 54LS195A/DM74LS195A

### 4-Bit Parallel Access Shift Register

#### General Description

This 4-bit register features parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

Parallel (broadside) load

Shift (in the direction  $Q_A$  toward  $Q_D$ )


Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D, or T-type flip-flop as shown in the truth table.

#### Features

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and  $\bar{K}$  inputs to first stage
- Complementary outputs from last stage
- For use in high-performance:
  - accumulators/processors
  - serial-to-parallel, parallel-to-serial converters
- Typical clock frequency 39 MHz
- Typical power dissipation 70 mW

#### Connection Diagram



TL/F/6408-1

Order Number 54LS195ADMQB, 54LS195AFMQB,  
54LS195ALMQB, DM74LS195AM or DM74LS195AN  
See NS Package Number E20A, J16A, M16A, N16E or W16A

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter	54LS195A			DM74LS195A			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.7			0.8	V
I <sub>OH</sub>	High Level Output Current			-0.4			-0.4	mA
I <sub>OL</sub>	Low Level Output Current			4			8	mA
f <sub>CLK</sub>	Clock Frequency (Note 1)	30		0	0		30	MHz
	Clock Frequency (Note 2)	30		0	0		25	MHz
t <sub>W</sub>	Pulse Width (Note 3)	Clock	16		16			ns
		Clear	14		12			
t <sub>SU</sub>	Setup Time (Note 3)	Shift/Load	25		25			ns
		Data	15		15			
t <sub>H</sub>	Hold Time (Note 3)	0			0			ns
t <sub>REL</sub>	Shift/Load Release Time (Note 3)	10			10			ns
	Clear Release Time (Note 3)	25			25			
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C

Note 1: C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

Note 2: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2 kΩ, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

Note 3: T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	54LS	2.5		V
		V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM74LS	2.7	3.4	
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max	54LS		0.4	V
		V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM74LS		0.35	
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min			0.25	
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V			0.1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-0.4	mA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 5)	54LS	-20	-100	mA
			DM74LS	-20	-100	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max, (Note 6)		14	21	mA

Note 4: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all inputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, K̄, and data inputs, I<sub>CC</sub> is measured by applying a momentary ground, then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK.

# Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	54LS		DM74LS		Units
			C <sub>L</sub> = 15 pF		R <sub>L</sub> = 2 kΩ C <sub>L</sub> = 50 pF		
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		30		25		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Any Q		21		26	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Any Q		24		35	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Any Q		26		38	ns

## Function Table

Clear	Shift/ Load	Clock	Inputs								Outputs				
			Serial		Parallel				$Q_A$	$Q_B$	$Q_C$	$Q_D$	$\bar{Q}_D$		
			J	$\bar{K}$	A	B	C	D							
L	X	X	X	X	X	X	X	X	L	L	L	L	H		
H	L	$\uparrow$	X	X	a	b	c	d	a	b	c	d	$\bar{d}$		
H	H	L	X	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$		
H	H	$\uparrow$	L	H	X	X	X	X	$Q_{A0}$	$Q_{A0}$	$Q_{Bn}$	$Q_{Cn}$	$Q_{Cn}$		
H	H	$\uparrow$	L	L	X	X	X	X	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$Q_{Cn}$		
H	H	$\uparrow$	H	H	X	X	X	X	H	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$Q_{Cn}$		
H	H	$\uparrow$	H	L	X	X	X	X	$\bar{Q}_{An}$	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$Q_{Cn}$		

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)


$\uparrow$  = Transition from low to high level

a, b, c, d = The level of steady state input at A, B, C, or D, respectively.

$Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$  = The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady state input conditions were established.


$Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$  = The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , respectively, before the most recent transition of the clock.

## Logic Diagram



TL/F/6408-2

## Timing Diagram



TL/F/6408-3